LFE2-6E-7F256C Lattice, LFE2-6E-7F256C Datasheet - Page 13
LFE2-6E-7F256C
Manufacturer Part Number
LFE2-6E-7F256C
Description
FPGA - Field Programmable Gate Array 6K LUTs 190 I/O DSP 1.2V -7
Manufacturer
Lattice
Datasheet
1.LFE2-70E-7F900C.pdf
(104 pages)
Specifications of LFE2-6E-7F256C
Number Of I/os
190
Maximum Operating Frequency
420 MHz
Operating Supply Voltage
1.2 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
FPBGA-256
Minimum Operating Temperature
0 C
Factory Pack Quantity
450
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE2-6E-7F256C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 13 of 104
- Download datasheet (2Mb)
Lattice Semiconductor
clock distribution network. The Reset (RST) control signal resets input and synchronously forces all outputs to low.
The RELEASE signal releases outputs synchronously to the input clock. For further information on clock dividers,
please see details of additional technical documentation at the end of this data sheet. Figure 2-7 shows the clock
divider connections.
Figure 2-7. Clock Divider Connections
Clock Distribution Network
LatticeECP2 devices have eight quadrant-based primary clocks and eight flexible region-based secondary clocks/
control signals. Two high performance edge clocks are available on each edge of the device to support high speed
interfaces. These clock inputs are selected from external I/Os, the sysCLOCK PLLs, DLLs or routing. These clock
inputs are fed throughout the chip via a clock distribution system.
Primary Clock Sources
LatticeECP2 devices derive clocks from five primary sources: PLL (GPLL and SPLL) outputs, DLL outputs,
CLKDIV outputs, dedicated clock inputs and routing. LatticeECP2 devices have two to six sysCLOCK PLLs and
two DLLs, located on the left and right sides of the device. There are eight dedicated clock inputs, two on each side
of the device. Figure 2-8 shows the primary clock sources.
CLKOP (GPLL)
CLKOS (GPLL)
CLKOP (DLL)
CLKOS (DLL)
CLKINDEL
PLL PAD
Routing
RELEASE
RST
2-10
CLKDIV
LatticeECP2 Family Data Sheet
÷1
÷2
÷4
÷8
Architecture
Related parts for LFE2-6E-7F256C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K LUTs 190 I/O DSP 1.2V -7
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K LUTs 90 I/O DSP 1.2V -7
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K LUTs 190 I/O DSP 1.2V -5
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K LUTs 90 I/O DSP 1.2V -5
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K LUTs 190 I/O DSP 1.2V -6
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, TQFP-144
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
FPGA LatticeECP2 Family 6000 Cells 90nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
FPGA LatticeECP2 Family 6000 Cells 90nm (CMOS) Technology 1.2V 144-Pin TQFP
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
IC FPGA 6KLUTS 90I/O 144-TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 6KLUTS 90I/O 144-TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 6KLUTS 190I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 6KLUTS 190I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 6KLUTS 190I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 6KLUTS 190I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K LUTs 90 I/O DSP 1.2V -5 I
Manufacturer:
Lattice
Datasheet: