74LVC1G125GW-Q100, NXP Semiconductors, 74LVC1G125GW-Q100, Datasheet - Page 11

no-image

74LVC1G125GW-Q100,

Manufacturer Part Number
74LVC1G125GW-Q100,
Description
Buffers & Line Drivers
Manufacturer
NXP Semiconductors
Datasheet

Specifications of 74LVC1G125GW-Q100,

Rohs
yes
Number Of Input Lines
1
Number Of Output Lines
1
Polarity
Non-Inverting
Supply Voltage - Max
5.5 V
Supply Voltage - Min
1.65 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
TSSOP-5
Logic Family
74LVC
Logic Type
CMOS
Maximum Power Dissipation
250 mW
Minimum Operating Temperature
- 40 C
Output Type
3-State
Propagation Delay Time
10.5 ns
Supply Current
100 mA
NXP Semiconductors
14. Abbreviations
Table 11.
15. Revision history
Table 12.
74LVC1G125_Q100
Product data sheet
Acronym
CMOS
DUT
ESD
HBM
MM
TTL
MIL
Document ID
74LVC1G125_Q100 v.1
Abbreviations
Revision history
Description
Complementary Metal Oxide Semiconductor
Device Under Test
ElectroStatic Discharge
Human Body Model
Machine Model
Transistor-Transistor Logic
Military
20120709
Release date
All information provided in this document is subject to legal disclaimers.
Data sheet status
Product data sheet
Rev. 1 — 9 July 2012
Change notice
-
74LVC1G125-Q100
Bus buffer/line driver; 3-state
Supersedes
-
© NXP B.V. 2012. All rights reserved.
11 of 14

Related parts for 74LVC1G125GW-Q100,