C8051F301-GSR Silicon Labs, C8051F301-GSR Datasheet - Page 105

• Manufacturer Part Number: C8051F301-GSR
• Description: 8-bit Microcontrollers - MCU 8KB 2%osc MCU
• Manufacturer: Silicon Labs

Specifications of C8051F301-GSR

• Rohs: yes
• Core: 8051
• Processor Series: C8051
• Data Bus Width: 8 bit

Registers XBR1 and XBR2 are used to assign the digital I/O resources to the physical I/O Port pins. Note
that when the SMBus is selected, the Crossbar assigns both pins associated with the SMBus (SDA and
SCL). Either or both of the UART signals may be selected by the Crossbar. UART0 pin assignments are
fixed for bootloading purposes: when UART TX0 is selected, it is always assigned to P0.4; when UART
RX0 is selected, it is always assigned to P0.5. Standard Port I/Os appear contiguously after the prioritized
functions have been assigned. For example, if assigned functions that take the first 3 Port I/O (P0.[2:0]), 5
Port I/O are left for analog or GPIO use.
SF Signals
PIN I/O
TX0
RX0
SDA
SCL
CP0
CP0A
SYSCLK
CEX0
CEX1
CEX2
ECI
T0
T1
SF Signals
Figure 12.4. Crossbar Priority Decoder with XBR0 = 0x44
VREF
0
0
Port pin potentially available to peripheral
Port pin skipped by CrossBar
Special Function Signals are not assigned by the crossbar. When
these signals are enabled, the CrossBar must be manually
configured to skip their corresponding port pins. Note: x1 refers to
the XTAL1 signal; x2 refers to the XTAL2 signal.
1
0
x1
2
1
XBR0[0:7]
x2
3
0
P0
4
0
Rev. 2.9
5
0
CNVSTR
6
1
7
0
C8051F300/1/2/3/4/5
105