74LVT16501ADGG,112 NXP Semiconductors, 74LVT16501ADGG,112 Datasheet

IC UNIV BUS TXRX 18BIT 56TSSOP

74LVT16501ADGG,112

Manufacturer Part Number
74LVT16501ADGG,112
Description
IC UNIV BUS TXRX 18BIT 56TSSOP
Manufacturer
NXP Semiconductors
Series
74LVTr
Datasheet

Specifications of 74LVT16501ADGG,112

Logic Type
Universal Bus Transceiver
Number Of Circuits
18-Bit
Current - Output High, Low
32mA, 64mA
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
56-TSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
74LVT16501ADG
74LVT16501ADG
935203030112
1. General description
2. Features
The 74LVT16501A is a high-performance BiCMOS product designed for V
3.3 V. This device is an 18-bit universal transceiver featuring non-inverting 3-state bus
compatible outputs in both send and receive directions.
Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable
(LEAB and LEBA), and clock (CPAB and CPBA) inputs.
For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH.
When LEAB is LOW, the A-bus data is latched if CPAB is held at a HIGH or LOW level.
If LEAB is LOW, the A-bus data is stored in the latch/flip-flop on the LOW-to-HIGH
transition of CPAB. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the
outputs are in the high-impedance state.
Data flow for B-to-A is similar to that of A-to-B but uses OEBA, LEBA and CPBA. The
output enables are complimentary (OEAB is active HIGH and OEBA is active LOW).
Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic
level.
I
I
I
I
I
I
I
I
I
I
I
I
I
74LVT16501A
3.3 V LVT 18-bit universal bus transceiver; 3-state
Rev. 04 — 19 May 2006
18-bit bidirectional bus interface
3-state buffers
Output capability: +64 mA to 32 mA
TTL input and output switching levels
Input and output interface capability to systems at 5 V supply
Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs
Live insertion and extraction permitted
Power-up reset
Power-up 3-state
No bus current loading when output is tied to 5 V bus
Positive-edge triggered clock inputs
Latch-up protection:
ESD protection:
N
N
N
JESD78: exceeds 500 mA
MIL STD 883, method 3015: exceeds 2000 V
Machine model: exceeds 200 V
Product data sheet
CC
operation at

Related parts for 74LVT16501ADGG,112

74LVT16501ADGG,112 Summary of contents

Page 1

V LVT 18-bit universal bus transceiver; 3-state Rev. 04 — 19 May 2006 1. General description The 74LVT16501A is a high-performance BiCMOS product designed for V 3.3 V. This device is an 18-bit universal transceiver featuring non-inverting 3-state ...

Page 2

Philips Semiconductors 3. Quick reference data Table 1. GND = Symbol Parameter t PLH t PHL Ordering information Table 2. Ordering information Type number Package Temperature range Name 74LVT16501ADL 40 ...

Page 3

Philips Semiconductors 5. Functional diagram Fig 1. Logic symbol Fig 3. Logic diagram 74LVT16501A_4 Product data sheet 3.3 V LVT 18-bit universal ...

Page 4

Philips Semiconductors 6. Pinning information 6.1 Pinning Fig 4. Pin configuration 6.2 Pin description Table 3. Symbol OEAB LEAB A0 GND 74LVT16501A_4 Product data sheet 3.3 V LVT 18-bit universal bus transceiver; 3-state 1 OEAB ...

Page 5

Philips Semiconductors Table 3. Symbol A4 A5 GND A10 A11 GND A12 A13 A14 V CC A15 A16 GND A17 OEBA LEBA GND CPBA B17 GND B16 B15 V CC B14 B13 B12 GND B11 B10 ...

Page 6

Philips Semiconductors Table 3. Symbol GND B0 CPAB GND 7. Functional description 7.1 Function table Table 4. Operating mode Disabled Disabled, latch data Disabled, hold data Disabled, clock data Transparent Latch data and display Clock data ...

Page 7

Philips Semiconductors 8. Limiting values Table 5. In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter ...

Page 8

Philips Semiconductors 10. Static characteristics Table 7. Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter [ +85 C amb V input clamping voltage IK V HIGH-state ...

Page 9

Philips Semiconductors Table 7. Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter I additional quiescent supply CC current C input capacitance (control pins input/output capacitance io (I/O pins) [1] ...

Page 10

Philips Semiconductors Table 8. Dynamic characteristics Voltages are referenced to GND (ground = 0 V); for test circuit see Symbol Parameter t setup time LOW su( CPAB CPBA An to LEAB with CPAB LOW or ...

Page 11

Philips Semiconductors Table 8. Dynamic characteristics Voltages are referenced to GND (ground = 0 V); for test circuit see Symbol Parameter t hold time HIGH h( CPAB CPBA An to LEAB LEAB ...

Page 12

Philips Semiconductors Fig 6. Propagation delay clock (CPAB, CPBA) to output (An, Bn), clock (CPAB, CPBA) Fig 7. Propagation delay latch enable (LEAB, LEBA) to output (An, Bn) and latch enable Fig 8. 3-state output enable time to HIGH-state and ...

Page 13

Philips Semiconductors Fig 9. 3-state output enable time to LOW-state and output disable time from LOW-state Fig 10. Data setup and hold times Table 9. Supply voltage 2.7 V 3.3 V 74LVT16501A_4 Product data sheet 3.3 V LVT 18-bit universal ...

Page 14

Philips Semiconductors Fig 11. Load circuitry for switching times Table 10. Input V I 2.7 V 74LVT16501A_4 Product data sheet 3.3 V LVT 18-bit universal bus transceiver; 3-state negative V M pulse ...

Page 15

Philips Semiconductors 13. Package outline SSOP56: plastic shrink small outline package; 56 leads; body width 7 pin 1 index 1 e DIMENSIONS (mm are the original dimensions) A UNIT max. ...

Page 16

Philips Semiconductors TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6 pin 1 index 1 DIMENSIONS (mm are the original dimensions). A UNIT max. 0.15 1.05 mm ...

Page 17

Philips Semiconductors 14. Abbreviations Table 11. Abbreviations Acronym Description BiCMOS Bipolar Complementary Metal Oxide Semiconductor DUT Device Under Test ESD ElectroStatic Discharge TTL Transistor-Transistor Logic 15. Revision history Table 12. Revision history Document ID Release date 74LVT16501A_4 20060519 • Modifications: ...

Page 18

Philips Semiconductors 16. Legal information 16.1 Data sheet status [1][2] Document status Product status Objective [short] data sheet Development Preliminary [short] data sheet Qualification Product [short] data sheet Production [1] Please consult the most recently issued document before initiating or ...

Page 19

Philips Semiconductors 18. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . ...

Related keywords