74HC595D-Q100 NXP Semiconductors, 74HC595D-Q100 Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
74HC595D-Q100
Manufacturer Part Number
74HC595D-Q100
Description
Counter Shift Registers 8 Bit Par-Ser Out 6V
Manufacturer
NXP Semiconductors
Datasheet
1.74HC595PW-Q100.pdf
(23 pages)
Specifications of 74HC595D-Q100
Rohs
yes
Package / Case
SO-16
Logic Family
74HC
Logic Type
Shift Register
Output Type
Parallel / Serial
Propagation Delay Time
265 ns
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Function
8 Bit Parallel In Serial Out
Mounting Style
SMD/SMT
Operating Supply Voltage
2 V to 6 V
Product
Driver ICs - Various
Supply Voltage - Max
6 V
Supply Voltage - Min
2 V
Part # Aliases
74HC595D-Q100,118
NXP Semiconductors
Table 7.
Voltages are referenced to GND (ground = 0 V); for test circuit see
[1]
[2]
[3]
[4]
[5]
[6]
[7]
12. Waveforms
74HC_HCT595_Q100
Product data sheet
Symbol Parameter
t
f
C
rec
max
Fig 9.
PD
Typical values are measured at nominal supply voltage.
t
t
t
t
C
P
f
f
(C
C
V
All 9 outputs switching.
pd
pd
en
dis
i
o
D
CC
PD
= input frequency in MHz;
L
= output frequency in MHz;
is the same as t
is the same as t
is the same as t
= output load capacitance in pF;
= C
is the same as t
L
is used to determine the dynamic power dissipation (P
= supply voltage in V.
V
recovery
time
maximum
frequency
power
dissipation
capacitance
Measurement points are given in
V
Shift clock pulse, maximum frequency and input to output propagation delays
PD
OL
Dynamic characteristics
CC
V
2
and V
f
CC
o
2
) = sum of outputs;
OH
f
PHL
PHL
PZL
PLZ
i
are typical output voltage levels that occur with the output load.
+ (C
Conditions
MR to SHCP; see
SHCP and STCP;
see
f
i
and t
and t
only.
and t
= 1 MHz; V
L
Figure 9
PZH
PLH
PHZ
V
SH CP input
Q 7 S output
.
.
.
CC
2
f
I
and
= GND to V
o
…continued
GND
) where:
V
V
Table
OH
OL
V
Figure 10
I
All information provided in this document is subject to legal disclaimers.
Figure 12
8-bit serial-in, serial or parallel-out shift register with output latches;
8.
74HC595-Q100; 74HCT595-Q100
CC
Rev. 2 — 10 April 2013
V
M
t
[6][7]
PLH
t
W
D
in W).
Min Typ
10
30
1/f
V
-
M
max
25 C
Figure
130
7
52
[1]
Max
14.
-
-
-
t
PHL
40 C to +85 C 40 C to +125 C Unit
Min
13
24
-
mna557
Max
-
-
-
Min
15
20
-
© NXP B.V. 2013. All rights reserved.
Max
-
-
-
3-state
12 of 23
ns
MHz
pF