RSENC-DBLK-P2-U4 Lattice, RSENC-DBLK-P2-U4 Datasheet - Page 12

no-image

RSENC-DBLK-P2-U4

Manufacturer Part Number
RSENC-DBLK-P2-U4
Description
Encoders, Decoders, Multiplexers & Demultiplexers Dynamic Block Reed Solomon Encoder
Manufacturer
Lattice
Datasheet

Specifications of RSENC-DBLK-P2-U4

Factory Pack Quantity
1
Lattice Semiconductor
IPUG40_03.6, August 2010
Remainder Array
The Remainder array is a shift register array. It stores the remainder polynomial after the polynomial division. The
remainder polynomial becomes the check symbols once all information symbols have been processed. The
Remainder array shifts-in the data from the Adder array while the information symbols are processed. When all the
information symbols have been processed, the polynomial multiplication stops and the contents of the Remainder
array are output to dout.
Control
The Control block generates all control signals and determines the state of the Reed-Solomon Encoder. The
rstn, enable, byp, ibstart, and clk inputs control the state of the encoder. The Control block uses these
inputs to control the state of the Multiplier, Adder and Remainder arrays as well as to generate the rfi, status,
outvalid, ibend, obstart and obend outputs.
Basis Conversion Modules
When core type is selected as CCSDS, then two additional Basis Conversion modules are added to the Reed-Sol-
omon Encoder. These modules comply to the CCSDS specification. Dual-basis to normal polynomial-basis conver-
sion module is added after the din input port and normal polynomial-basis to dual-basis conversion module is
added before the dout output port.
Table 2-1. Default Field Polynomials
Signal Descriptions
Table 2-2
Table 2-2. Interface Signal Descriptions
All Configurations
clk
rstn
enable
byp
ibstart
din
dout
status
Port
shows the definitions of the interface signals available with the Reed-Solomon encoder IP Core
3-12
3-12
Bits
1
1
1
1
1
1
I/O
O
O
I
I
I
I
I
I
Symbol Width
System clock. This is the reference clock for input and output data.
System wide asynchronous active-low reset signal.
Enables the encoder to process data on din. When low, the input data is ignored and dout
holds its state.
When asserted, the data at the input din is passed directly to the output dout after the pipe-
line latency of the core.
Indicates that the data on din is the first information symbol of a new codeword. This signal is
ignored if byp is high or enable is low.
Input data port. The wsymb parameter defines the port width of this signal.
Output data port. The wsymb parameter defines the port width of this signal.
Indicates the information symbols are present on dout or byp is asserted.
10
11
12
3
4
5
6
7
8
9
Default Field Polynomial
x
x
8
12
+ x
+ x
x
x
x
x
x
x
x
x
10
11
7
4
9
5
3
4
6
6
+ x
+ x
+ x
+ x + 1
+ x + 1
+ x
+ x + 1
+ x
+ x
+ x
12 Dynamic Block Reed-Solomon Encoder User’s Guide
3
3
4
2
3
2
4
+ 1
+ x
+ 1
+1
+ 1
+ 1
+ x + 1
2
+ 1
Description
Decimal Value
1033
2053
4179
137
285
529
11
19
37
67
Functional Description

Related parts for RSENC-DBLK-P2-U4