89H32NT24BG2ZBHLG IDT, 89H32NT24BG2ZBHLG Datasheet - Page 3
![no-image](/images/no-image-200.jpg)
89H32NT24BG2ZBHLG
Manufacturer Part Number
89H32NT24BG2ZBHLG
Description
Peripheral Drivers & Components - PCIs
Manufacturer
IDT
Datasheet
1.89H32NT8AG2ZBHLGI.pdf
(38 pages)
Specifications of 89H32NT24BG2ZBHLG
Product Category
Peripheral Drivers & Components - PCIs
Rohs
yes
Part # Aliases
IDT89H32NT24BG2ZBHLG
Block Diagram
IDT 89HPES32NT24AG2 Data Sheet
x8
x8
x8
NTB ports
Mapping table
entries
Mapping windows
Address translation Direct-address and
Doorbell registers
Message registers
x4
x4
x4
x 4
x 4
x 4
Function
x2
x2
x2
x2
x2
x2
x2
x2
x2
x2
x2
x2
x2
x2
x2
x2
Up to 8
Up to 64 for entire
device
Six 32-bits or three
64-bits
lookup table trans-
lations
32 bits
4 inbound and out-
bound registers of
32-bits
Number
S e rD e s
S e rD e s
S e rD e s
S e rD e s
S e rDe s
S e rDe s
S e rDe s
S e rDe s
D L /T L
D L /T L
D L /T L
D L /T L
D L /T L
D L /T L
D L /T L
D L /T L
x1
x1
x1
x1
x1
x1
x1
x1
x2
x2
x2
x2
DM A
DM A
x2
x2
x2
S e rD es
S e rD es
S e rD es
S e rD es
Se rD e s
Se rD e s
Se rD e s
Se rD e s
D L/T L
D L/T L
D L/T L
D L/T L
D L/T L
D L/T L
D L/T L
D L/T L
Table 1 Non-Transparent Bridge Function Summary
x1
x1
x1
x1
x1
x1
x1
x1
Each device can be configured to have up to 8 NTB functions and can support up to 8 CPUs/roots.
Each device can have up to 64 masters ID for address and ID translations.
Each NT port has six BARs, where each BAR opening an NT window to another domain.
Lookup-table translation divides the BAR aperture into up to 24 segments, where each segment
has independent translation programming and is associated with an entry in a look-up table.
Doorbell register is used for event signaling between domains, where an outbound doorbell bit sets
a corresponding bit at the inbound doorbell in the other domain.
Message registers allow mailbox message passing between domains -- message placed in the
inbound register will be seen at the outbound register at the other domain.
N T B
N T B
N T B
N T B
x4
x4
x4
x4
x4
x4
x4
Figure 1 PES32NT24AG2 Block Diagram
Se rD e s
Se rD e s
Se rD e s
Se rD e s
S e rD es
S e rD es
S e rD es
S e rD es
D L/T L
D L/T L
D L/T L
D L/T L
DL /T L
DL /T L
DL /T L
DL /T L
24-Port Sw itc h C ore
24-Port Sw itc h C ore
x1
x1
x1
x1
x 1
x 1
x 1
x 1
x2
x2
x2
x2
x2
x2
x2
NT B
NT B
NT B
NT B
S e rD e s
S e rD e s
S e rD e s
S e rD e s
Se rD es
Se rD es
Se rD es
Se rD es
D L /T L
D L /T L
D L /T L
D L /T L
D L /T L
D L /T L
D L /T L
D L /T L
x1
x1
x1
x1
x1
x1
x1
x1
3 of 38
x8
x8
x8
x8
x 8
x 8
x 8
Se rDe s
Se rDe s
Se rDe s
Se rDe s
S e rD es
S e rD es
S e rD es
S e rD es
D L/T L
D L/T L
D L/T L
D L/T L
D L/T L
D L/T L
D L/T L
D L/T L
x1
x1
x1
x1
x 1
x 1
x 1
x 1
N TB
N TB
N TB
N TB
x2
x2
x2
x2
x2
x2
x2
S erD es
S erD es
S erD es
S erD es
SerD e s
SerD e s
SerD e s
SerD e s
D L/T L
D L/T L
D L/T L
D L/T L
DL /T L
DL /T L
DL /T L
DL /T L
Description
x1
x1
x1
x1
x1
x1
x1
x1
x4
x4
x4
x4
x 4
x 4
x 4
N TB
N TB
N TB
N TB
S e rD es
S e rD es
S e rD es
S e rD es
S erD es
S erD es
S erD es
S erD es
D L/T L
D L/T L
D L/T L
D L/T L
D L /T L
D L /T L
D L /T L
D L /T L
x1
x1
x1
x1
x 1
x 1
x 1
x 1
DM A
DM A
x 2
x 2
x 2
x 2
x2
x2
x2
S e rD e s
S e rD e s
S e rD e s
S e rD e s
S e rD e s
S e rD e s
S e rD e s
S e rD e s
D L /T L
D L /T L
D L /T L
D L /T L
D L /T L
D L /T L
D L /T L
D L /T L
x1
x1
x1
x1
x 1
x 1
x 1
x 1
x2
x2
x2
x2
x2
x2
x2
x2
x2
x2
x2
x2
x2
x2
x2
x2
March 14, 2012
x4
x4
x4
x4
x4
x4
x8
x8
x8