74LVC2G38DP-G NXP Semiconductors, 74LVC2G38DP-G Datasheet - Page 15
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
74LVC2G38DP-G
Manufacturer Part Number
74LVC2G38DP-G
Description
Logic Gates 3.3V DUAL 2-IN NAND BUF OPEN-D
Manufacturer
NXP Semiconductors
Datasheet
1.74LVC2G38GS115.pdf
(21 pages)
Specifications of 74LVC2G38DP-G
Product Category
Logic Gates
Rohs
yes
Product
NAND
Logic Family
LVC
Number Of Gates
2
Number Of Lines (input / Output)
2 / 1
Low Level Output Current
32 mA
Propagation Delay Time
2.1 ns
Supply Voltage - Max
5.5 V
Supply Voltage - Min
1.65 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
SOT-505
Minimum Operating Temperature
- 40 C
Number Of Input Lines
2
Number Of Output Lines
1
Factory Pack Quantity
3000
Part # Aliases
74LVC2G38DP,125
NXP Semiconductors
Fig 15. Package outline SOT902-2 (XQFN8)
74LVC2G38
Product data sheet
XQFN8: plastic, extremely thin quad flat package; no leads;
8 terminals; body 1.6 x 1.6 x 0.5 mm
Dimensions
Note
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.
mm
Unit
SOT902-2
Outline
version
(1)
max
nom
min
0.5
A
0.05
0.00
A
terminal 1
index area
terminal 1
index area
1
0.25
0.20
0.15
X
b
IEC
- - -
3
2
1
1.65
1.60
1.55
D
L
1
L
1.65
1.60
1.55
E
b
e
0.55
MO-255
JEDEC
e
D
4
8
All information provided in this document is subject to legal disclaimers.
0.5
e
1
References
0
metal area
not for soldering
0.35
0.30
0.25
Rev. 10 — 28 June 2012
w
v
L
5
6
7
0.15
0.10
0.05
C
C
L
1
B
JEITA
A
- - -
B
scale
0.1
e
A
E
v
1
1
0.05
w
0.05
y
A
0.05
2 mm
y
A
1
1
y
1
Dual 2-input NAND gate; open drain
C
detail X
European
projection
C
74LVC2G38
y
© NXP B.V. 2012. All rights reserved.
Issue date
10-11-02
11-03-31
sot902-2_po
SOT902-2
15 of 21