74LVC2G38DP-G NXP Semiconductors, 74LVC2G38DP-G Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
74LVC2G38DP-G
Manufacturer Part Number
74LVC2G38DP-G
Description
Logic Gates 3.3V DUAL 2-IN NAND BUF OPEN-D
Manufacturer
NXP Semiconductors
Datasheet
1.74LVC2G38GS115.pdf
(21 pages)
Specifications of 74LVC2G38DP-G
Product Category
Logic Gates
Rohs
yes
Product
NAND
Logic Family
LVC
Number Of Gates
2
Number Of Lines (input / Output)
2 / 1
Low Level Output Current
32 mA
Propagation Delay Time
2.1 ns
Supply Voltage - Max
5.5 V
Supply Voltage - Min
1.65 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
SOT-505
Minimum Operating Temperature
- 40 C
Number Of Input Lines
2
Number Of Output Lines
1
Factory Pack Quantity
3000
Part # Aliases
74LVC2G38DP,125
NXP Semiconductors
Table 3.
7. Functional description
Table 4.
[1]
74LVC2G38
Product data sheet
Symbol
1A, 2A
1B, 2B
GND
1Y, 2Y
V
Input
nA
L
L
H
H
Fig 6.
CC
H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state.
Pin configuration SOT996-2
GND
Pin description
Function table
1A
1B
2Y
Pin
SOT505-2, SOT765-1, SOT833-1, SOT1089,
SOT996-2, SOT1116 and SOT1203
1, 5
2, 6
4
7, 3
8
1
2
3
4
6.2 Pin description
Transparent top view
74LVC2G38
[1]
001aaj792
nB
L
H
L
H
All information provided in this document is subject to legal disclaimers.
8
7
6
5
V
1Y
2B
2A
CC
Rev. 10 — 28 June 2012
Fig 7.
SOT902-2
7, 3
6, 2
4
1, 5
8
Pin configuration SOT902-2
terminal 1
index area
1Y
2B
2A
Dual 2-input NAND gate; open drain
Output
nY
Z
Z
Z
L
1
2
3
Transparent top view
Description
data input
data input
ground (0 V)
data output
supply voltage
74LVC2G38
74LVC2G38
© NXP B.V. 2012. All rights reserved.
7
6
5
001aae979
1A
1B
2Y
4 of 21