MCIMX6D4AVT08AC Freescale Semiconductor, MCIMX6D4AVT08AC Datasheet - Page 84

no-image

MCIMX6D4AVT08AC

Manufacturer Part Number
MCIMX6D4AVT08AC
Description
Processors - Application Specialized i.MX6D AUTO
Manufacturer
Freescale Semiconductor
Type
Multimedia Applicationsr
Datasheet

Specifications of MCIMX6D4AVT08AC

Rohs
yes
Core
ARM Cortex A9
Processor Series
i.MX6
Data Bus Width
32 bit
Operating Supply Voltage
1.05 V to 1.5 V
Memory Type
L1/L2 Cache, ROM, SRAM

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX6D4AVT08AC
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX6D4AVT08AC
Manufacturer:
FREESCALE
Quantity:
20 000
Electrical Characteristics
4.11.4.4 Bus Operation Condition for 3.3 V and 1.8 V Signaling
Signaling level of SD/eMMC4.3 and eMMC4.4/4.41 modes is 3.3 V. Signaling level of SDR104/SDR50
mode is 1.8 V. The DC parameters for the NVCC_SD1, NVCC_SD2, and NVCC_SD3 supplies are
identical to those shown in
4.11.5
4.11.5.1 ENET MII Mode Timing
This subsection describes MII receive, transmit, asynchronous inputs, and serial management signal
timings.
4.11.5.1.1
The receiver functions correctly up to an ENET_RX_CLK maximum frequency of 25 MHz + 1%. There
is no minimum frequency requirement. Additionally, the processor clock frequency must exceed twice the
ENET_RX_CLK frequency.
Figure 48
the figure.
1
84
M1
M2
M3
M4
ENET_RX_EN, ENET_RX_CLK, and ENET0_RXD0 have the same timing in 10 Mbps 7-wire interface mode.
ID
ENET_RX_DATA3,2,1,0
ENET_RX_CLK (input)
ENET_RX_DATA3,2,1,0, ENET_RX_EN, ENET_RX_ER to
ENET_RX_CLK setup
ENET_RX_CLK to ENET_RX_DATA3,2,1,0, ENET_RX_EN,
ENET_RX_ER hold
ENET_RX_CLK pulse width high
ENET_RX_CLK pulse width low
shows MII receive signal timings.
Ethernet Controller (ENET) AC Electrical Specifications
ENET_RX_EN
ENET_RX_ER
MII Receive Signal Timing (ENET_RX_DATA3,2,1,0, ENET_RX_EN,
ENET_RX_ER, and ENET_RX_CLK)
i.MX 6Dual/6Quad Automotive and Infotainment Applications Processors, Rev. 2
(inputs)
Table 23, "GPIO I/O DC Parameters," on page
Figure 48. MII Receive Signal Timing Diagram
Characteristic
Table 58. MII Receive Signal Timing
M1
1
Table 58
M2
M3
describes the timing parameters (M1–M4) shown in
35%
35%
Min
M4
5
5
37.
65%
Max
65%
Freescale Semiconductor
ENET_RX_CLK period
ENET_RX_CLK period
Unit
ns
ns

Related parts for MCIMX6D4AVT08AC