M95M01-RMW6G STMicroelectronics, M95M01-RMW6G Datasheet - Page 16
![IC EEPROM 1MBIT 5MHZ 8SOIC](/photos/1/39/13918/497-8-soic_8-sop_8-soij__5_3_mm_width__8-soeiaj_8-so_wide_medium_w___series_sml.jpg)
M95M01-RMW6G
Manufacturer Part Number
M95M01-RMW6G
Description
IC EEPROM 1MBIT 5MHZ 8SOIC
Manufacturer
STMicroelectronics
Datasheet
1.M95M01-RMN6TP.pdf
(41 pages)
Specifications of M95M01-RMW6G
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Memory Size
1M (128K x 8)
Speed
5MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
1.8 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-8617-5
M95M01-RMW6G
M95M01-RMW6G
Instructions
6
6.1
16/41
Instructions
Each instruction starts with a single-byte code, as summarized in
If an invalid instruction is sent (one not contained in
deselects itself.
Table 3.
Write Enable (WREN)
The Write Enable Latch (WEL) bit must be set prior to each WRITE and WRSR instruction.
The only way to do this is to send a Write Enable instruction to the device.
As shown in
and the bits of the instruction byte are shifted in, on Serial Data Input (D). The device then
enters a wait state. It waits for a the device to be deselected, by Chip Select (S) being driven
high.
Figure 8.
WREN
WRDI
RDSR
WRSR
READ
WRITE
Instruction
Instruction set
Figure
Write Enable (WREN) sequence
S
C
D
Q
Read from Memory Array
Write Enable
Write Disable
Read Status Register
Write Status Register
Write to Memory Array
8, to send this instruction to the device, Chip Select (S) is driven low,
Doc ID 13264 Rev 7
High Impedance
0
1
Description
2
Instruction
3
4
5
6
Table
7
3), the device automatically
AI02281E
Table
M95M01-R, M95M01-W
Instruction format
3.
0000 0110
0000 0100
0000 0101
0000 0001
0000 0011
0000 0010