ST62T32BQ6 STMicroelectronics, ST62T32BQ6 Datasheet - Page 16
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
ST62T32BQ6
Manufacturer Part Number
ST62T32BQ6
Description
8-bit Microcontrollers - MCU OTP EPROM 8K SPI/UAR
Manufacturer
STMicroelectronics
Datasheet
1.ST62T32BQ6.pdf
(83 pages)
Specifications of ST62T32BQ6
Core
ST6
Data Bus Width
8 bit
Maximum Clock Frequency
8 MHz
Program Memory Size
7948 B
Data Ram Size
192 B
On-chip Adc
Yes
Package / Case
PQFP-52
Mounting Style
SMD/SMT
A/d Bit Size
8 bit
A/d Channels Available
21
Interface Type
SPI, UART
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Number Of Programmable I/os
30
Number Of Timers
2
Program Memory Type
EPROM
Factory Pack Quantity
84
Supply Voltage - Max
5 V
Supply Voltage - Min
4.5 V
ST62T32B ST62E32B
2 CENTRAL PROCESSING UNIT
2.1 INTRODUCTION
The CPU Core of ST6 devices is independent of the
I/O or Memory configuration. As such, it may be
thought of as an independent central processor
communicating with on-chip I/O, Memory and Pe-
ripherals via internal address, data, and control
buses. In-core communication is arranged as
shown in
linked to both the Reset and Oscillator circuits,
while the core is linked to the dedicated on-chip pe-
ripherals via the serial data bus and indirectly, for
interrupt purposes, through the control registers.
2.2 CPU REGISTERS
The ST6 Family CPU core features six registers and
three pairs of flags available to the programmer.
These are described in the following paragraphs.
Accumulator (A). The accumulator is an 8-bit
general purpose register used in all arithmetic cal-
culations, logical operations, and data manipula-
tions. The accumulator can be addressed in Data
space as a RAM location at address FFh. Thus the
ST6 can manipulate the accumulator just like any
other register in Data space.
Figure 7. ST6 Core Block Diagram
16/83
ROM/EPROM
PROGRAM
Figure
12
7; the controller being externally
OPCODE
6 LAYER STACK
RESET
Program Counter
and
CONTROLLER
VALUES
FLAG
OSCin
FLAGS
0,01 TO 8MHz
2
A-DATA
CONTROL
SIGNALS
OSCout
ALU
B-DATA
Indirect Registers (X, Y). These two indirect reg-
isters are used as pointers to memory locations in
Data space. They are used in the register-indirect
addressing mode. These registers can be ad-
dressed in the data space as RAM locations at ad-
dresses 80h (X) and 81h (Y). They can also be ac-
cessed with the direct, short direct, or bit direct ad-
dressing modes. Accordingly, the ST6 instruction
set can use the indirect registers as any other reg-
ister of the data space.
Short Direct Registers (V, W). These two regis-
ters are used to save a byte in short direct ad-
dressing mode. They can be addressed in Data
space as RAM locations at addresses 82h (V) and
83h (W). They can also be accessed using the di-
rect and bit direct addressing modes. Thus, the
ST6 instruction set can use the short direct regis-
ters as any other register of the data space.
Program Counter (PC). The program counter is a
12-bit register which contains the address of the
next ROM location to be processed by the core.
This ROM location may be an opcode, an oper-
and, or the address of an operand. The 12-bit
length allows the direct addressing of 4096 bytes
in Program space.
ADDRESS/READ LINE
DECODER
ADDRESS
RESULTS TO DATA SPACE (WRITE LINE)
INTERRUPTS
256
ACCUMULATOR
DEDICATIONS
RAM/EEPROM
ROM/EPROM
DATA SPACE
DATA
DATA
VR01811