IS45S16100C1-7TLA1-TR ISSI, Integrated Silicon Solution Inc, IS45S16100C1-7TLA1-TR Datasheet - Page 30

no-image

IS45S16100C1-7TLA1-TR

Manufacturer Part Number
IS45S16100C1-7TLA1-TR
Description
IC SDRAM 16MBIT 143MHZ 50TSOP
Manufacturer
ISSI, Integrated Silicon Solution Inc
Datasheet

Specifications of IS45S16100C1-7TLA1-TR

Format - Memory
RAM
Memory Type
SDRAM
Memory Size
16M (1M x 16)
Speed
143MHz
Interface
Parallel
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
50-TSOPII
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
30
IS45S16100C1
Interval Between Read and Write Commands
A read command can be interrupted and a new write
command executed while the read cycle is in progress,
i.e., before that cycle completes. Data corresponding to
the new write command can be input at the point new
write command is executed. To prevent collision
between input and output data at the DQn pins during
this operation, the
CAS latency = 2, 3, burstlength = 4
COMMAND
U/LDQM
CLK
DQ
READ (CA=A, BANK 0)
READ A0
HI-Z
D
WRITE B0
IN
t
CCD
B0
Integrated Silicon Solution, Inc. — www.issi.com —
WRITE (CA=B, BANK 0)
D
IN
B1
D
output data must be masked using the U/LDQM pins. The
interval (t
one clock cycle.
The selected bank must be set to the active state before
executing this command.
IN
B2
CCD
D
IN
) between these commands must be at least
B3
ISSI
1-800-379-4774
01/03/06
Rev. C
®

Related parts for IS45S16100C1-7TLA1-TR