MT46H32M32LFCM-5 IT:A Micron Technology Inc, MT46H32M32LFCM-5 IT:A Datasheet - Page 92
![IC DDR SDRAM 1GBIT 90VFBGA](/photos/31/34/313421/mfg557-90-vfbga_sml.jpg)
MT46H32M32LFCM-5 IT:A
Manufacturer Part Number
MT46H32M32LFCM-5 IT:A
Description
IC DDR SDRAM 1GBIT 90VFBGA
Manufacturer
Micron Technology Inc
Type
DDR SDRAMr
Specifications of MT46H32M32LFCM-5 IT:A
Format - Memory
RAM
Memory Type
Mobile DDR SDRAM
Memory Size
1G (32M x 32)
Speed
200MHz
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.95 V
Operating Temperature
-40°C ~ 85°C
Package / Case
90-VFBGA
Organization
32Mx32
Density
1Gb
Address Bus
13b
Access Time (max)
6.5/5ns
Maximum Clock Rate
200MHz
Operating Supply Voltage (typ)
1.8V
Package Type
VFBGA
Operating Temp Range
-40C to 85C
Operating Supply Voltage (max)
1.95V
Operating Supply Voltage (min)
1.7V
Supply Current
150mA
Pin Count
90
Mounting
Surface Mount
Operating Temperature Classification
Industrial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Clock Change Frequency
Figure 53: Clock Stop Mode
PDF: 09005aef82ce3074
1gb_ddr_mobile_sdram_t48m.pdf - Rev. K 07/09 EN
Command
DQ, DQS
Address
CK#
CKE
CK
Notes:
One method of controlling the power efficiency in applications is to throttle the clock
that controls the device. The clock can be controlled by changing the clock frequency or
stopping the clock.
The device enables the clock to change frequency during operation only if all timing
parameters are met and all refresh requirements are satisfied.
The clock can be stopped altogether if there are no DRAM operations in progress that
would be affected by this change. Any DRAM operation already in process must be com-
pleted before entering clock stop mode; this includes the following timings:
t
complete. (see READ Operation (page 57), and WRITE Operation (page 68).)
CKE must be held HIGH with CK = LOW and CK# = HIGH for the full duration of the
clock stop mode. One clock cycle and at least one NOP or DESELECT is required after
the clock is restarted before a valid command can be issued.
RFC,
Exit clock stop mode
1. Prior to Ta1, the device is in clock stop mode. To exit, at least one NOP is required be-
2. Any valid command is supported; device is not in clock suspend mode.
(
(
(
(
)
(
(
(
)
(
)
(
)
)
)
)
)
)
(
(
(
(
(
)
(
(
)
(
)
(
)
)
)
)
)
)
fore issuing any valid command.
t
MRD,
NOP
Ta1
1
t
WR, and
CMD
t
Valid
Ta2
RPST. In addition, any READ or WRITE burst in progress must be
2
92
(
(
(
(
(
)
)
(
)
(
)
(
)
(
)
)
)
)
(
(
(
(
(
(
)
(
)
(
)
(
)
)
)
)
)
)
CMD
Tb3
Valid
1Gb: x16, x32 Mobile LPDDR SDRAM
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2
All DRAM activities must be complete
Tb4
NOP
Clock Change Frequency
Enter clock stop mode
©2007 Micron Technology, Inc. All rights reserved.
NOP
(
Don’t Care
(
(
(
(
)
(
(
)
(
)
(
)
)
)
)
)
)
(
(
(
(
(
(
)
(
)
(
)
(
)
)
)
)
)
)
t
RCD,
t
RP,