MT48LC32M4A2TG-75:G TR Micron Technology Inc, MT48LC32M4A2TG-75:G TR Datasheet - Page 53
![IC SDRAM 128MBIT 133MHZ 54TSOP](/photos/7/22/72261/557-54-tsop_sml.jpg)
MT48LC32M4A2TG-75:G TR
Manufacturer Part Number
MT48LC32M4A2TG-75:G TR
Description
IC SDRAM 128MBIT 133MHZ 54TSOP
Manufacturer
Micron Technology Inc
Datasheet
1.MT48LC8M16A2P-75G_TR.pdf
(74 pages)
Specifications of MT48LC32M4A2TG-75:G TR
Format - Memory
RAM
Memory Type
SDRAM
Memory Size
128M (32Mx4)
Speed
133MHz
Interface
Parallel
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Package / Case
54-TSOP II
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
557-1081-1
MT48LC32M4A2TG-75:G
MT48LC32M4A2TG-75:G
Timing Diagrams
Figure 37:
PDF: 09005aef8091e66d/Source: 09005aef8091e625
128MSDRAM_2.fm - Rev. N 1/09 EN
DQML, DQMH
COMMAND
A0–A9, A11
BA0, BA1
DQM /
CKE
A10
CLK
DQ
T = 100µs
(
(
(
(
(
(
(
)
)
)
)
)
)
)
(
(
(
(
(
(
(
Power-up:
V
CLK stable
)
)
)
)
)
)
)
(
(
(
(
(
(
(
)
)
)
(
Initialize and Load Mode Register
(
)
(
)
(
)
(
(
(
)
)
)
)
)
)
)
)
MIN
DD
and
t CKS
t CMS
Notes:
T0
NOP
t CKH
High-Z
t CMH
1. If CS# is HIGH at clock HIGH time, all commands applied are NOP.
2. The mode register may be loaded prior to the AUTO REFRESH cycles if desired.
3. JEDEC and PC100 specify 3 clocks.
4. Outputs are guaranteed High-Z after command is issued.
SINGLE BANK
t CMS
ALL BANKS
t CK
BANKS
PRECHARGE
ALL
T1
t CMH
t RP
Precharge
all banks
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
t CMS
Tn + 1
REFRESH
AUTO
t CMH
t CH
AUTO REFRESH
t RFC
NOP
(
(
(
(
(
(
)
(
)
)
)
)
)
(
(
(
(
(
(
(
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
NOP
53
t CL
To + 1
REFRESH
AUTO
AUTO REFRESH
Micron Technology, Inc., reserves the right to change products or specifications without notice.
t RFC
NOP
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
)
(
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
NOP
128Mb: x4, x8, x16 SDRAM
t AS
t AS
LOAD MODE
Tp + 1
REGISTER
CODE
CODE
t AH
t AH
Program Mode Register
©1999 Micron Technology, Inc. All rights reserved.
t MRD
Timing Diagrams
Tp + 2
NOP
2, 3, 4
Tp + 3
ACTIVE
BANK
ROW
ROW
DON’T CARE