M24C08-WMN6 STMicroelectronics, M24C08-WMN6 Datasheet - Page 15
![IC EEPROM 8KBIT 400KHZ 8SOIC](/photos/1/38/13851/497-8-soic_sml.jpg)
M24C08-WMN6
Manufacturer Part Number
M24C08-WMN6
Description
IC EEPROM 8KBIT 400KHZ 8SOIC
Manufacturer
STMicroelectronics
Datasheet
1.M24C01-WMN6TP.pdf
(39 pages)
Specifications of M24C08-WMN6
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Memory Size
8K (1K x 8)
Speed
400kHz
Interface
I²C, 2-Wire Serial
Voltage - Supply
2.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
497-1614-5
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M24C08-WMN6
Manufacturer:
ST
Quantity:
16 000
Part Number:
M24C08-WMN6
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C08-WMN6P
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C08-WMN6T
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
M24C08-WMN6T/LBA
Manufacturer:
PULSE
Quantity:
5 985
Part Number:
M24C08-WMN6T/LBA
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
M24C08-WMN6T/WBA
Manufacturer:
ST
Quantity:
2 500
Company:
Part Number:
M24C08-WMN6T/WBA
Manufacturer:
IR
Quantity:
2 500
Part Number:
M24C08-WMN6TP
Manufacturer:
STM
Quantity:
20 000
M24C16, M24C08, M24C04, M24C02, M24C01
3.6.3
Figure 9.
Minimizing system delays by polling on ACK
During the internal Write cycle, the device disconnects itself from the bus, and writes a copy
of the data from its internal latches to the memory cells. The maximum Write time (t
shown in
can be used by the bus master.
The sequence, as shown in
●
●
●
First byte of instruction
with RW = 0 already
decoded by the device
Initial condition: a Write cycle is in progress.
Step 1: the bus master issues a Start condition followed by a device select code (the
first byte of the new instruction).
Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and
the bus master goes back to Step 1. If the device has terminated the internal Write
cycle, it responds with an Ack, indicating that the device is ready to receive the second
part of the instruction (the first byte of this instruction having been sent during Step 1).
Table
Write cycle polling flowchart using ACK
15, but the typical time is shorter. To make use of this, a polling sequence
ReStart
Stop
NO
Figure
NO
Doc ID 5067 Rev 16
Start condition
Device select
addressing the
with RW = 0
in progress
operation is
Write cycle
Returned
memory
9, is:
ACK
Next
YES
Write operation
Write operation
Continue the
Data for the
YES
NO
and Receive ACK
Send Address
condition
Start
Random Read operation
Device select
Continue the
with RW = 1
YES
Device operation
AI01847d
w
) is
15/39