M25P64-VMF6P NUMONYX, M25P64-VMF6P Datasheet - Page 35

no-image

M25P64-VMF6P

Manufacturer Part Number
M25P64-VMF6P
Description
IC FLASH 64MBIT 50MHZ 16SOIC
Manufacturer
NUMONYX
Series
Forté™r
Datasheets

Specifications of M25P64-VMF6P

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
64M (8M x 8)
Speed
50MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
16-SOIC
Memory Configuration
8M X 8
Ic Interface Type
Serial, SPI
Clock Frequency
75MHz
Supply Voltage Range
2.7V To 3.6V
Memory Case Style
SOIC
No. Of Pins
16
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M25P64-VMF6P
Manufacturer:
ST
Quantity:
7 093
Part Number:
M25P64-VMF6P
Manufacturer:
ST
0
Part Number:
M25P64-VMF6P
Manufacturer:
ST
Quantity:
20 000
Part Number:
M25P64-VMF6P,M25P64-VMF6TP
Manufacturer:
ADI
Quantity:
379
Part Number:
M25P64-VMF6P-6JBS
Manufacturer:
RENESAS
Quantity:
1 350
Part Number:
M25P64-VMF6P-6JBS
Manufacturer:
ST
0
Part Number:
M25P64-VMF6P/XDY7S6JBS99-6E
Manufacturer:
ST
0
Part Number:
M25P64-VMF6PG
Manufacturer:
ST
0
6.10
Bulk Erase (BE)
The Bulk Erase (BE) instruction sets all bits to 1 (FFh). Before it can be accepted, a Write
Enable (WREN) instruction must previously have been executed. After the Write Enable
(WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).
The Bulk Erase (BE) instruction is entered by driving Chip Select (S) Low, followed by the
instruction code on Serial Data Input (D). Chip Select (S) must be driven Low for the entire
duration of the sequence.
The instruction sequence is shown in
Chip Select (S) must be driven High after the eighth bit of the instruction code has been
latched in, otherwise the Bulk Erase instruction is not executed. As soon as Chip Select (S)
is driven High, the self-timed Bulk Erase cycle (whose duration is t
Bulk Erase cycle is in progress, the Status Register may be read to check the value of the
Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Bulk
Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is
completed, the Write Enable Latch (WEL) bit is reset.
The Bulk Erase (BE) instruction is executed only if all Block Protect (BP2, BP1, BP0) bits
are 0. The Bulk Erase (BE) instruction is ignored if one, or more, sectors are protected.
Figure 17. Bulk Erase (BE) instruction sequence
S
C
D
0
Figure
1
2
Instruction
17.
3
4
5
6
7
AI03752D
BE
) is initiated. While the
35/55

Related parts for M25P64-VMF6P