TNY278GN Power Integrations, TNY278GN Datasheet - Page 11

IC OFFLINE SWIT OVP OTP HV 8SMD

TNY278GN

Manufacturer Part Number
TNY278GN
Description
IC OFFLINE SWIT OVP OTP HV 8SMD
Manufacturer
Power Integrations
Series
TinySwitch®-IIIr
Datasheet

Specifications of TNY278GN

Output Isolation
Isolated
Frequency Range
124 ~ 140kHz
Voltage - Output
700V
Power (watts)
28W
Operating Temperature
-40°C ~ 150°C
Package / Case
8-SMD Gull Wing, 7 Leads
Output Voltage
12 V
Input / Supply Voltage (max)
265 VAC
Input / Supply Voltage (min)
85 VAC
Duty Cycle (max)
65 %
Switching Frequency
132 KHz
Supply Current
445 uA
Operating Temperature Range
- 40 C to + 150 C
Mounting Style
SMD/SMT
No. Of Outputs
1
Voltage Regulator Case Style
SMD
No. Of Pins
8
Base Number
278
Controller Type
PWM
Frequency
132kHz
Rohs Compliant
Yes
For Use With
596-1194 - KIT DESIGN REF TINYSWITCH-III
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TNY278GN
Manufacturer:
POWER
Quantity:
15 000
Company:
Part Number:
TNY278GN
Manufacturer:
POWER
Quantity:
1 444
Company:
Part Number:
TNY278GN
Manufacturer:
POWER
Quantity:
956
Company:
Part Number:
TNY278GN,,15,SOP,POWER
0
Company:
Part Number:
TNY278GN,,15,SOP,POWER
0
Company:
Part Number:
TNY278GN,,2000,SOP-7,POWER,,,2020+
0
Part Number:
TNY278GN-TL
Manufacturer:
PowerInt
Quantity:
3 000
Figure 15.
the BP/M pin solder pad preventing the design from starting up.
Designs that make use of the undervoltage lockout feature by
connecting a resistor from the high voltage rail to the EN/UV pin
are not affected.
If the contamination levels in the PC board assembly facility are
unknown, the application is open frame or operates in a high
pollution degree environment and the design does not make
use of the undervoltage lockout feature, then an optional
390 kΩ resistor should be added from EN/UV pin to SOURCE
pin to ensure that the parasitic leakage current into the EN/UV
pin is well below 1 μA.
Note that typical values for surface insulation resistance (SIR)
where no-clean fl ux has been applied according to the
suppliers’ guidelines are >>10 MΩ and do not cause this issue.
Quick Design Checklist
As with any power supply design, all TinySwitch-III designs
should be verifi ed on the bench to make sure that component
specifi cations are not exceeded under worst case conditions.
The following minimum set of tests is strongly recommended:
1.
www.powerint.com
TOP VIEW
Maximum drain voltage – Verify that V
650 V at highest input voltage and peak (overload) output
power. The 50 V margin to the 700 V BV
gives margin for design variation.
Recommended Circuit Board Layout for TinySwitch-III with Undervoltage Lock Out Resistor.
HV
+
-
Input Filter Capacitor
S
S
S
S
DS
does not exceed
EN/UV
DSS
BP/M
specifi cation
D
C
BP
BIAS
2.
3.
Design Tools
Up-to-date information on design tools is available at the Power
Integrations website: www.powerint.com.
PRI
BIAS
PRI
Maximum drain current – At maximum ambient temperature,
maximum input voltage and peak output (overload) power,
verify drain current waveforms for any signs of transformer
saturation and excessive leading edge current spikes at
startup. Repeat under steady state conditions and verify that
the leading edge current spike event is below I
end of the t
current should be below the specifi ed absolute maximum
ratings.
Thermal Check – At specifi ed maximum output power,
minimum input voltage and maximum ambient temperature,
verify that the temperature specifi cations are not exceeded
for TinySwitch-III, transformer, output diode, and output
capacitors. Enough thermal margin should be allowed for
part-to-part variation of the R
specifi ed in the data sheet. Under low line, maximum power,
a maximum TinySwitch-III SOURCE pin temperature of
110 °C is recommended to allow for these variations.
Safety Spacing
Capacitor
coupler
Opto-
Y1-
m
T
n
o
a
s
e
r
f
r
r
LEB(Min)
SEC
. Under all conditions, the maximum drain
Maximize hatched copper
areas (
heatsinking
DS(ON)
Rectifier
Output
TNY274-280
-
of TinySwitch-III as
OUT
DC
+
Output Filter
Capacitor
) for optimum
LIMIT(Min)
PI-4368-042506
at the
Rev. I 01/09
11