ISL6256AHAZ Intersil, ISL6256AHAZ Datasheet
ISL6256AHAZ
Specifications of ISL6256AHAZ
Related parts for ISL6256AHAZ
ISL6256AHAZ Summary of contents
Page 1
... ISL6256HAZ ISL 6256HAZ -10 to +100 28 Ld QSOP ISL6256AHRZ ISL6256 AHRZ -10 to +100 28 Ld 5x5 QFN L28.5x5 ISL6256AHAZ ISL6256 AHAZ -10 to +100 28 Ld QSOP NOTES: 1. Add “-T” suffix for tape and reel. Please refer to TB347 for details on reel specifications. 2. These Intersil Pb-free plastic packaged products employ special Pb- ...
Page 2
Pinouts ISL6256, ISL6256A (28 LD QFN) TOP VIEW CELLS 2 3 ICOMP VCOMP 4 5 ICM VREF 6 CHLIM ISL6256, ISL6256A CSOP 20 ...
Page 3
ACSET ACPRN + - 1.26V VREF 152kΩ ADAPTER CURRENT ACLIM LIMIT SET 152kΩ ICOMP MIN VOLTAGE BUFFER VCOMP VREF 514kΩ gm1 VADJ - 514kΩ 2.1V VOLTAGE CELLS SELECTOR VDD REFERENCE VREF GND FB FIGURE 1. FUNCTIONAL BLOCK DIAGRAM 3 ISL6256, ...
Page 4
AC ADAPTER Q5 Q5 VDD R8 130k DCIN DCIN DCIN DCIN 0.1µF 10. ACSET ACSET ACSET ACSET C7 1µF VDDP VDDP VDDP VDDP R10 R10 R10 R10 3.3V 3.3V 4.7 4.7Ω ...
Page 5
ADAPTER VDD VDD VDD VDD 130k 130k 130k 130k R14 R14 100k 100k 100k 100k 10.2k 10.2k 10.2k 10. R15 ...
Page 6
... Junction Temperature Range .-10°C to +150°C Operating Temperature Range . . . . . . . . . . . . . . . .-10°C to +100°C Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp ≤ +125°C, Unless Otherwise Noted. Boldface limits apply over the J TEST CONDITIONS EN = VDD or GND, 7V ≤ DCIN ≤ 25V DCIN = 0, no load 7V ≤ ...
Page 7
Electrical Specifications DCIN = CSIP = CSIN = 18V, CSOP = CSON = 12V, ACSET = DCSET = 1.5V, ACLIM = VREF, VADJ = Floating VDD = 5V, BOOT-PHASE = 5.0V, GND = PGND = 0V ...
Page 8
Electrical Specifications DCIN = CSIP = CSIN = 18V, CSOP = CSON = 12V, ACSET = DCSET = 1.5V, ACLIM = VREF, VADJ = Floating VDD = 5V, BOOT-PHASE = 5.0V, GND = PGND = 0V ...
Page 9
Electrical Specifications DCIN = CSIP = CSIN = 18V, CSOP = CSON = 12V, ACSET = DCSET = 1.5V, ACLIM = VREF, VADJ = Floating VDD = 5V, BOOT-PHASE = 5.0V, GND = PGND = 0V ...
Page 10
Typical Operating Performance 0.6 0.3 0.0 -0.3 -0 LOAD CURRENT (mA) FIGURE 4. VDD LOAD REGULATION CSIP-CSIN (mV) FIGURE ...
Page 11
Typical Operating Performance FIGURE 10. CHARGE ENABLE AND SHUTDOWN CHLIM = 0.2V CHLIM=0.2V CHLIM=0.2V CSON = 8V CSON=8V CSON=8V FIGURE 12. SWITCHING WAVEFORMS AT DIODE EMULATION ADAPTER REMOVAL ADAPTER REMOVAL ADAPTER REMOVAL FIGURE 14. AC ADAPTER REMOVAL 11 ISL6256, ISL6256A ...
Page 12
Typical Operating Performance Functional Pin Descriptions BOOT Connect BOOT to a 0.1µF ceramic capacitor to PHASE pin and connect to the cathode of the bootstrap Schottky diode. UGATE UGATE is the high side MOSFET gate drive output. SGATE SGATE is ...
Page 13
PGND PGND is the power ground. Connect PGND to the source of the low side MOSFET. VDD VDD is an internal LDO output to supply IC analog circuit. Connect a 1µF ceramic capacitor to ground. VDDP VDDP is the supply ...
Page 14
It can achieve duty cycle 99.6%. To prevent boosting of the system bus voltage, the battery charger operates in standard-buck ...
Page 15
Charge Current Limit Accuracy The “Electrical Specifications” table on page 7 gives minimum and maximum values for the CSOP-CSON voltage resulting from IC variations at 3 different CHLIM voltages (see “CSOP to CSON Full-Scale Current Sense Voltage” on page 7). ...
Page 16
R 8 ⋅ ⎜ ⎟ V ------ - rise ACSET ⎝ R ⎠ 9 ⎛ ⎞ ⋅ ⋅ ⎜ ⎟ ------ - – ...
Page 17
Overvoltage Protection ISL6256 has an Overvoltage Protection circuit that limits the output voltage when the battery is removed or disconnected by a pulse charging circuit. If CSON exceeds the output voltage set point by more than V OVP pulls VCOMP ...
Page 18
Equation 21: ⋅ ⋅ SENSE f ------------------------------------------ - = ⋅ CO 2π L Output Capacitor Selection The output capacitor in parallel with the battery is ...
Page 19
source Low switching loss requires low drain-to-gate charge Q Generally, the lower the drain-to-gate charge, the higher the ON-resistance. Therefore, there is a trade-off between the ON-resistance and drain-to-gate charge. Good MOSFET selection is based on ...
Page 20
TABLE 2. COMPONENT LIST (Continued) PARTS PART NUMBERS AND MANUFACTURER R 40mΩ, ±1%, LRC-LR2512-01-R040-F, IRC 1 R 20mΩ, ±1%, LRC-LR2010-01-R020-F, IRC 2 R 18Ω, ±5%, (0805 2.2Ω, ±5%, (0805 100kΩ, ±5%, (0805 4.7k, ±5%, ...
Page 21
PHASE 11 R FET_r DS(ON) + CSOP Σ 0. CA2 CSON ICOMP - gm2 + C CHLIM + ICOMP - FIGURE 19. CHARGE CURRENT LIMIT LOOP The compensation capacitor (C ICOMP amplifier (GMI) a pole at ...
Page 22
A filter should be added between R S1 reduce switching noise. The filter roll off frequency should be between the crossover frequency and the switching frequency (~100kHz). Voltage Control Loop When the battery is charged to the voltage set by ...
Page 23
COMPENSATOR MODULATOR 40 LOOP 20 0 -20 -40 f ZERO1 f ZERO2 -60 0.1k 1k 10k FREQUENCY (Hz) FIGURE 24. ASYMPTOTIC BODE PLOT OF THE VOLTAGE CONTROL LOOP GAIN COMPENSATION BREAK FREQUENCY EQUATIONS 1 ---------------------------------------------------------------------- - ...
Page 24
No trace should be in parallel with it. This trace is also the return path for UGATE. Connect this pin to the high-side MOSFET source. UGATE Pin This pin has a square ...
Page 25
Package Outline Drawing L28.5x5 28 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 2, 10/07 5.00 6 PIN 1 INDEX AREA (4X) 0.15 TOP VIEW ( 4. 65 TYP ) ( 3. 10) TYPICAL RECOMMENDED LAND PATTERN 25 ISL6256, ISL6256A A ...
Page 26
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...