STP16DP05XTTR STMicroelectronics, STP16DP05XTTR Datasheet - Page 10

• Manufacturer Part Number: STP16DP05XTTR
• Description: IC LED DRIVER LINEAR 24-TSSOP
• Manufacturer: STMicroelectronics
• Type: Linear (Serial Interface)r

Specifications of STP16DP05XTTR

• Constant Current: Yes
• Topology: 16-Bit Shift Register
• Number Of Outputs: 16
• Internal Driver: Yes
• Type - Primary: General Purpose
• Frequency: 30MHz
• Voltage - Supply: 3 V ~ 5.5 V
• Voltage - Output: 20V
• Mounting Type: Surface Mount
• Package / Case: 24-TSSOP Exposed Pad, 24-eTSSOP, 24-HTSSOP
• Operating Temperature: -40°C ~ 125°C
• Current - Output / Channel: 100mA
• Internal Switch(s): Yes
• Low Level Output Current: - 1 mA
• High Level Output Current: + 1 mA
• Operating Supply Voltage: 3 V to 5.5 V
• Maximum Supply Current: 14.5 mA
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• Led Driver Application: LED Displays
• No. Of Outputs: 16
• Output Current: 100mA
• Output Voltage: 20V
• Input Voltage: 3V To 5.5V
• Operating Temperature (min): -40C
• Operating Temperature Classification: Automotive
• Operating Temperature (max): 125C
• Package Type: TSSOP EP
• Rad Hardened: No
• For Use With: 497-9091 - LED BOARD FOR STM32 STP16DP05497-9087 - LED MATRIX DISPLAY PANEL
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Efficiency: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 497-5977-2

Timing diagrams
5
Note:
Note:
10/31
1
2
3
4
5
Timing diagrams
Table 9.
OUTn = ON when Dn = H OUTn = OFF when Dn = L
Figure 7.
Latch and output enable are level sensitive and ARE NOT synchronized with rising-or-falling
edge of CALK signal.
When LE terminal is low level, the latch circuits hold previous set of data
When LE terminal is at high level, the latch circuits refresh new set of data from SDI chain.
When OE terminal is at low level, the output terminals - Out0 to Out15 respond to data in the
latch circuits, either '1' for ON or '0' for OFF
When OE terminal is at high level, all output terminals will be switched OFF.
CLOCK
LE\DM1
Truth table
Timing diagram
H
H
X
X
L
OE\DM2 SERIAL-IN
H
L
L
L
L
Doc ID 13093 Rev 6
Dn + 1
Dn + 2
Dn + 3
Dn + 3
Dn
OUT0 ............. OUT7 ................ OUT15
Dn + 2 ..... Dn - 5 ..... Dn -13
Dn + 2 ..... Dn - 5 ..... Dn -13
Dn ..... Dn - 7 ..... Dn -15
No change
OFF
STP16DP05
Dn - 15
Dn - 14
Dn - 13
Dn - 13
Dn - 13
SDO