ISL6741IB Intersil, ISL6741IB Datasheet

no-image

ISL6741IB

Manufacturer Part Number
ISL6741IB
Description
IC CTRLR PWM DBL-ENDED 16-SOIC
Manufacturer
Intersil
Datasheet

Specifications of ISL6741IB

Pwm Type
Current Mode
Number Of Outputs
2
Frequency - Max
2MHz
Duty Cycle
100%
Voltage - Supply
9 V ~ 16 V
Buck
No
Boost
No
Flyback
No
Inverting
No
Doubler
No
Divider
No
Cuk
No
Isolated
No
Operating Temperature
-40°C ~ 105°C
Package / Case
16-SOIC (3.9mm Width)
Frequency-max
2MHz
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL6741IB
Manufacturer:
NS
Quantity:
5
Flexible Double Ended Voltage and
Current Mode PWM Controllers
The ISL6740, ISL6741 family of adjustable frequency, low
power, pulse width modulating (PWM) voltage mode
(ISL6740) and current mode (ISL6741) controllers is
designed for a wide range of power conversion applications
using half-bridge, full bridge, and push-pull configurations.
These controllers provide an extremely flexible oscillator that
allows precise control of frequency, duty cycle, and
deadtime.
This advanced BiCMOS design features low operating
current, adjustable switching frequency up to 1MHz,
adjustable soft-start, internal and external over-temperature
protection, fault annunciation, and a bidirectional SYNC
signal that allows the oscillator to be locked to paralleled
units or to an external clock for noise sensitive applications.
Ordering Information
ISL6740IB
ISL6740IBZ
(See Note)
ISL6740IV
ISL6740IVZ
(See Note)
ISL6741IB
ISL6741IBZ
(See Note)
ISL6741IV
ISL6741IVZ
(See Note)
Add -T suffix to part number for tape and reel packaging
NOTE: Intersil Pb-free plus anneal products employ special Pb-free
material sets; molding compounds/die attach materials and 100%
matte tin plate termination finish, which are RoHS compliant and
compatible with both SnPb and Pb-free soldering operations. Intersil
Pb-free products are MSL classified at Pb-free peak reflow
temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.
NUMBER
PART
ISL6740IB
6740IBZ
ISL67 40IV
ISL67 40IVZ
ISL6741IB
6741IBZ
ISL67 41IV
ISL67 41IVZ
MARKING
PART
x =
0
1
RANGE (°C)
CONTROL MODE
-40 to +105
-40 to +105
-40 to +105
-40 to +105
-40 to +105
-40 to +105
-40 to +105
-40 to +105
®
Voltage Mode
Current Mode
TEMP.
1
Data Sheet
16 Ld SOIC
16 Ld SOIC
(Pb-free)
16 Ld TSSOP M16.173
16 Ld TSSOP
(Pb-free)
16 Ld SOIC
16 Ld SOIC
(Pb-free)
16 Ld TSSOP M16.173
16 Ld TSSOP
(Pb-free)
PACKAGE
M16.15
M16.15
M16.173
M16.15
M16.15
M16.173
DWG. #
PKG.
1-888-INTERSIL or 1-888-468-3774
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
Features
• Precision Duty Cycle and Deadtime Control
• 95μA Startup Current
• Adjustable Delayed Overcurrent Shutdown and Re-start
• Adjustable Short Circuit Shutdown and Re-start
• Adjustable Oscillator Frequency Up to 2MHz
• Bidirectional Synchronization
• Inhibit Signal
• Internal Over-Temperature Protection
• System Over-Temperature Protection Using a Thermistor
• Adjustable Soft-start
• Adjustable Input Undervoltage Lockout
• Fault Signal
• Tight Tolerance Voltage Reference Over Line, Load, and
• Pb-Free Plus Anneal Available (RoHS Compliant)
Applications
• Telecom and Datacom Power
• Wireless Base Station Power
• File Server Power
• Industrial Power Systems
• DC Transformers and Buss Regulators
Pinout
(ISL6740)
or Sensor
Temperature
All other trademarks mentioned are the property of their respective owners.
July 13, 2007
|
Copyright Intersil Americas Inc. 2003, 2004, 2007. All Rights Reserved
Intersil (and design) is a registered trademark of Intersil Americas Inc.
V
SCSET
ERROR
SYNC
OUTA
GND
(16 LD SOIC, 16 LD TSSOP)
CS
UV
C
T
ISL6740, ISL6741
1
2
3
4
5
6
7
8
TOP VIEW
ISL6740, ISL6741
16
15
14
12
13
11
10
9
OUTB
V
V
R
R
OTS
FAULT
SS
REF
DD
TD
TC
FN9111.4

Related parts for ISL6741IB

ISL6741IB Summary of contents

Page 1

... Ld TSSOP M16.173 ISL6740IVZ ISL67 40IVZ -40 to +105 16 Ld TSSOP (See Note) (Pb-free) ISL6741IB ISL6741IB -40 to +105 16 Ld SOIC ISL6741IBZ 6741IBZ -40 to +105 16 Ld SOIC (See Note) (Pb-free) ISL6741IV ISL67 41IV -40 to +105 16 Ld TSSOP M16.173 ISL6741IVZ ISL67 41IVZ ...

Page 2

Functional Block Diagram VDD VREF VREF 5. ENABLE + - GND N_SYNC OUT INTERNAL OT SHUTDOWN BI-DIRECTIONAL +130°C TO +150°C SYNCHRONIZATION SYNC IN INHIBIT/VIN UV 1.00V + EXT. SYNC INHIBIT UV - IRTC OSCILLATOR RTC ...

Page 3

Functional Block Diagram (Continued) VREF VDD VREF 5. ENABLE + - + - BG GND N_SYNC OUT INTERNAL OT SHUTDOWN BI-DIRECTIONAL +130°C TO +150°C SYNCHRONIZATION INHIBIT/VIN UV 1. EXT. SYNC INHIBIT UV - IRTC OSCILLATOR RTC ...

Page 4

Typical Application (ISL6740) - 48V Input DC Transformer, 12V @ 8A Output (ISL6740EVAL1) VIN CR3 VIN- R7 TP6 C13 R10 TP1 T2 QL C14 R11 CR2 CR1 R5 ...

Page 5

Typical Application (ISL6740) - 36V to 75V Input, Regulated 12V @ 8A Output (ISL6740EVAL2Z) VIN CR3 36V TO 75V VIN- R7 TP6 Q5 D1 R26 CR5 C13 R10 ...

Page 6

Typical Application (ISL6741) - 48V to 5V Push-Pull DC/DC Converter +48V C1 Q1 SYNC R2 R1 VIN VR1 + 5V QR1 R18 T1 EL7242 QR2 U5 RT1 Q2 R12 R11 R3 GND VERROR OUTB CS ...

Page 7

... ISL6740, 1SL6741 Thermal Information Thermal Resistance Junction to Ambient (Typical) 16 Lead SOIC (Note REF 16 Lead TSSOP (Note Maximum Junction Temperature . . . . . . . . . . . . . . .-55°C to +150°C Maximum Storage Temperature Range . . . . . . . . . .-65°C to +150°C Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp < 51.1kΩ 10kΩ +25°C A ...

Page 8

Electrical Specifications Recommended operating conditions unless otherwise noted. Refer to Block Diagram and Typical Application Schematic. 9V < V values are at T PARAMETER PULSE WIDTH MODULATOR V Input Impedance ERROR Minimum Duty Cycle Maximum Duty Cycle V to PWM ...

Page 9

Electrical Specifications Recommended operating conditions unless otherwise noted. Refer to Block Diagram and Typical Application Schematic. 9V < V values are at T PARAMETER Overcurrent/Short Circuit Discharge Current Fault SS Discharge Current Reset Threshold Voltage FAULT Fault High Level Output ...

Page 10

Typical Performance Curves 1.001 1.000 0.999 0.998 0.997 -40 -25 - TEMPERATURE (°C) FIGURE 1. REFERENCE VOLTAGE vs TEMPERATURE 4 1•10 CT (pF) = 1000 680 470 330 3 1•10 220 100 100 ...

Page 11

The ISL6740, ISL6741 features a built-in soft-start. Soft-start is implemented as a clamp on the error voltage input. OTS - The non-inverting input to the over-temperature shutdown comparator. ...

Page 12

Oscillator The ISL6740, ISL6741 have an oscillator with a programmable frequency range to 2MHz, which can be programmed with two resistors and capacitor. The use of three timing elements and flexibility and precision ...

Page 13

The voltage hysteresis created by the switched current source and the external impedance is generally small due to the large resistor divider ratio required to scale the input voltage down to the UV threshold level. A small capacitor placed between ...

Page 14

Fault Conditions A fault condition occurs if V falls below 4.65V, the UV REF input falls below 1.00V, the thermal protection is triggered OTS faults. When a fault is detected, OUTA and OUTB outputs are disabled, the Fault ...

Page 15

Circuit Element Descriptions The converter design may be broken down into the following functional blocks: Input Filtering Half-Bridge Capacitors Isolation Transformer Primary Snubber ...

Page 16

The TDK datasheet for PC44 material indicates a core loss factor of 3 ~400mW/cm with a ±2000 gauss 100kHz sinusoidal excitation. The application uses a ...

Page 17

The order and geometry of the windings affects the AC resistance, winding capacitance, and leakage inductance of the finished transformer. To mitigate these effects, interleaving the windings is necessary. The primary winding is sandwiched between the two secondary windings. The ...

Page 18

MOSFET Selection The criteria for selection of the primary side half-bridge FETs and the secondary side synchronous rectifier FETs is largely based on the current and voltage rating of the device. However, the FET drain-source capacitance and gate charge cannot ...

Page 19

A value of 220pF was selected. To obtain the proper value for R , Equation 3 is used. TD Since there is a 10ns propagation delay in the oscillator circuit, it must be included in the ...

Page 20

The divider between RTC and GND formed by R13 and R15 determines the percent of maximum duty cycle that corresponds to a short circuit. The divider ratio formed by R13 and R15 is R15 1.27k ---------------------------- ...

Page 21

... FET, Fairchild FDS5670 Resistor, 2512, 5% Resistor, 2512, 1% Resistor, 0603, 1% Resistor, 0603, 1% Resistor, 0805, 1% Resistor, 0805, 1% Resistor, 0603, 1% Resistor, 0603, 1% Resistor, 0603, 1% Resistor, 0603, Open Resistor, 0603, 1% Resistor, 0603, 1% Resistor, 0603, 1% Resistor, 0603, 1% Midcom 31718 Pulse P8205T Intersil HIP2101IB ISL6740IB FN9111.4 July 13, 2007 ...

Page 22

Adding Line Only Regulation - Feed Forward Output voltage variation caused by changes in the supply voltage may be virtually removed through a technique known as feed forward compensation. Using feed forward, the duty cycle is directly controlled based on ...

Page 23

A block diagram of the feedback control loop follows in Figure 19. POWER PWM STAGE ERROR AMPLIFIER Z 2 ISOLATION FIGURE 19. CONTROL LOOP BLOCK DIAGRAM The loop compensation is placed around the Error Amplifier (EA) on the secondary side ...

Page 24

The higher the desired bandwidth of the converter, the more difficult create a solution that is stable over the entire operating range. A good rule of thumb is to limit the bandwidth to about f /4, where ...

Page 25

The gain and phase plots combined with the opto coupler’s transfer characteristics appear in Figures 24A and 24B - 100 1•10 1•10 FREQUENCY (Hz) FIGURE 24A. EA PLUS OPTO COUPLER GAIN ...

Page 26

The actual loop gain and phase margin measured on the ISL6740EVAL2Z demonstration board appear in Figures 26A and 26B -10 -20 -30 -40 -50 0.1k 1k FREQUENCY (Hz) FIGURE 26A. MEASURED LOOP GAIN 225 ...

Page 27

... Resistor, 0603, 1% Resistor, 0603, 1% Resistor, 0603, Open Resistor, 0603, 1% Resistor, 0603, 1% Resistor, 0603, 1% Resistor, 0603, 1% Resistor, 0603, 1% Resistor, 0603, 1% Resistor, 0603, 1% Resistor, 0603, 1% Resistor, 0805, 1% Resistor, 0603, 1% Midcom 31660-LF1 Pulse P8205NL Intersil HIP2101IBZ NEC PS2801-1-A ISL6740IBZ National LM431BIM3/NOPB FN9111.4 July 13, 2007 ...

Page 28

Thin Shrink Small Outline Plastic Packages (TSSOP) N INDEX 0.25(0.010) E AREA E1 - 0.05(0.002) SEATING PLANE - -C- α 0.10(0.004) 0.10(0.004 NOTES: 1. These package ...

Page 29

... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...

Related keywords