S-1701A3327-U5T1G Seiko Instruments, S-1701A3327-U5T1G Datasheet - Page 33
![no-image](/images/manufacturer_photos/0/5/590/seiko_instruments_sml.jpg)
S-1701A3327-U5T1G
Manufacturer Part Number
S-1701A3327-U5T1G
Description
IC DETECT/REG 400MA 3.3V SOT89-5
Manufacturer
Seiko Instruments
Datasheet
1.S-1701A1815-M5T1G.pdf
(71 pages)
Specifications of S-1701A3327-U5T1G
Applications
Converter, Battery Powered Devices
Voltage - Input
2 ~ 6.5 V
Number Of Outputs
1
Voltage - Output
3.3V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
SOT-89-5
Polarity
Positive
Input Voltage Max
6.5 V
Output Voltage
3.3 V
Output Type
Fixed
Dropout Voltage (max)
0.21 V at 100 mA
Output Current
0.4 A
Line Regulation
0.2 % / V
Load Regulation
40 mV
Voltage Regulation Accuracy
1 %
Maximum Power Dissipation
1000 mW
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Rev.3.0
HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR WITH RESET FUNCTION
1. S-1701 Series A/B/C/D/E/F/G/H/J/K/L/M types
2. S-1701 Series N/P/Q/R/S/T/U/V/W/X/Y/Z types
Standard Circuit
Application Conditions
Caution The above connection diagrams and constants will not guarantee successful operation. Perform
Input capacitor (C
Output capacitor (C
ESR of output capacitor: 10 Ω or less
Caution A general series regulator may oscillate, depending on the external components selected. Check
_00
thorough evaluation using the actual application to set the constants.
that no oscillation occurs in an application that uses the above capacitor.
IN
):
L
):
1.0 μF or more
1.0 μF or more
*1. C
*2. A ceramic capacitor of 1.0 μF or more can be used for C
*1. C
*2. A ceramic capacitor of 1.0 μF or more can be used for C
*3. U/V/W/X/Y/Z types of S-1701 series are no connection.
Input
Input
C
C
IN
IN
*1
*1
IN
IN
is a capacitor for stabilizing the input.
is a capacitor for stabilizing the input.
Single GND
Single GND
Seiko Instruments Inc.
ON/OFF
VIN
VIN
(SENSE)
Figure 26
Figure 27
VSS
VSS
*3
VDOUT
VDOUT
VOUT
VOUT
GND
GND
C
C
VD output
VR output
VD output
VR output
L
L
*2
*2
L
L
.
.
S-1701 Series
33