ISL62881CHRTZ Intersil, ISL62881CHRTZ Datasheet - Page 12
![IC REG PWM SGL PHASE 28TQFN](/photos/28/21/282175/28-tqfn_l28_sml.jpg)
ISL62881CHRTZ
Manufacturer Part Number
ISL62881CHRTZ
Description
IC REG PWM SGL PHASE 28TQFN
Manufacturer
Intersil
Datasheet
1.ISL62881CHRTZ.pdf
(37 pages)
Specifications of ISL62881CHRTZ
Applications
Controller, Intel IMVP-6.5™
Voltage - Input
4.5 ~ 25 V
Number Of Outputs
1
Voltage - Output
0.0125 ~ 1.5 V
Operating Temperature
-10°C ~ 100°C
Mounting Type
Surface Mount
Package / Case
28-VQFN
For Use With
ISL62881CCPUEVAL2Z - EVAL BOARD ISL62881CCPU 28QFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL62881CHRTZ
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL62881CHRTZ-T
Manufacturer:
INTERSIL
Quantity:
20 000
Theory of Operation
Multiphase R
FIGURE 7. R
FIGURE 6. R
CLOCK
C LO C K
V C R M
GMVO
VCRM
C O M P
CRS
VCRS
V C R S
PWM
P W M
V W
MASTER
CLOCK
VCRS
FIGURE 5. R
VW
IN LOAD INSERTION RESPONSE
VW
IN STEADY STATE
3™
3™
COMP
VCRM
CRM
3™
MODULATOR OPERATION PRINCIPLES
MODULATOR OPERATION PRINCIPLES
COMP
CLOCK
V W
VW
VW
MASTER CLOCK CIRCUIT
Modulator
3™
GM
SLAVE CIRCUIT
MODULATOR CIRCUIT
12
S
R
Q
PWM
PHASE
CLOCK
H Y S T E R E T IC
W IN D O W
ISL62881C, ISL62881D
ISL62881C, ISL62881D
IL
L
VO
CO
The ISL62881C is a single-phase regulator implementing
Intel
R
modulator combines the best features of fixed frequency
PWM and hysteretic PWM while eliminating many of their
shortcomings. Figure 5 conceptually shows the
ISL62881C R
the operation principles.
A current source flows from the VW pin to the COMP pin,
creating a voltage window set by the resistor between
between the two pins. This voltage window is called VW
window in the following discussion.
Inside the IC, the modulator uses the master clock circuit
to generate the clocks for the slave circuit. The
modulator discharges the ripple capacitor C
current source equal to g
C
between the VW and COMP voltages. It resets to VW
when it hits COMP, and generates a one-shot clock
signal.
The slave circuit has its own ripple capacitor C
voltage mimics the inductor ripple current. A g
amplifier converts the inductor voltage into a current
source to charge and discharge C
turns on its PWM pulse upon receiving the clock signal,
and the current source charges C
V
and the current source discharges C
Since the ISL62881C works with V
amplitude and noise-free synthesized signal, the
ISL62881C achieves lower phase jitter than conventional
hysteretic mode and fixed PWM mode controllers. Unlike
conventional hysteretic mode converters, the ISL62881C
has an error amplifier that allows the controller to
maintain a 0.5% output voltage accuracy.
Figure 7 shows the operation principles during load
insertion response. The COMP voltage rises during load
insertion, generating the clock signal more quickly, so the
PWM pulse turns on earlier, increasing the effective
switching frequency, which allows for higher control loop
bandwidth than conventional fixed frequency PWM
controllers. The VW voltage rises as the COMP voltage
rises, making the PWM pulse wider. During load release
response, the COMP voltage falls. It takes the master
clock circuit longer to generate the next clock signal so
the PWM pulse is held off until needed. The VW voltage
falls as the VW voltage falls, reducing the current PWM
pulse width. This kind of behavior gives the ISL62881C
excellent response speed.
3™
rm
Crs
(Robust Ripple Regulator
®
voltage V
hits VW, the slave circuit turns off the PWM pulse,
IMVP-6.5
3™
crm
™
modulator circuit, and Figure 6 shows
is a sawtooth waveform traversing
protocol. It uses Intersil patented
m
V
o
™
, where g
) modulator. The R
rs
rs
crs
. When C
. The slave circuit
rs
, which is large-
.
m
is a gain factor.
rm
rs
rs
voltage
with a
m
March 8, 2010
, whose
3™
FN7596.0