ISL6237IRZ Intersil, ISL6237IRZ Datasheet - Page 5
![IC MAIN PWR CTRLR QUAD 32-QFN](/photos/6/88/68833/32-qfn_pkg_sml.jpg)
ISL6237IRZ
Manufacturer Part Number
ISL6237IRZ
Description
IC MAIN PWR CTRLR QUAD 32-QFN
Manufacturer
Intersil
Datasheet
1.ISL6237IRZ.pdf
(35 pages)
Specifications of ISL6237IRZ
Applications
Controller, Notebook Computers
Voltage - Input
5.5 ~ 25 V
Number Of Outputs
4
Operating Temperature
-40°C ~ 100°C
Mounting Type
Surface Mount
Package / Case
32-VQFN Exposed Pad, 32-HVQFN, 32-SQFN, 32-DHVQFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Voltage - Output
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ISL6237IRZ
Manufacturer:
INTERSIL
Quantity:
14
Part Number:
ISL6237IRZ
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL6237IRZ-T
Manufacturer:
INTERSIL
Quantity:
20 000
Electrical Specifications
LDO Short-Circuit Current
Undervoltage-Lockout Fault Threshold
LDO 5V Bootstrap Switch Threshold to BYP Rising edge at BYP regulation point
LDO 3.3V Bootstrap Switch Threshold to
BYP
LDO 5V Bootstrap Switch Equivalent
Resistance
LDO 3.3V Bootstrap Switch Equivalent
Resistance
REF Output Voltage
REF Load Regulation
REF Sink Current
VIN Operating Supply Current
VIN Standby Supply Current
VIN Shutdown Supply Current
Quiescent Power Consumption
FAULT DETECTION
Overvoltage Trip Threshold
Overvoltage Fault Propagation Delay
POK_ Threshold
POK_ Propagation Delay
POK_ Output Low Voltage
POK_ Leakage Current
Thermal-Shutdown Threshold
Output Undervoltage Shutdown Threshold
Output Undervoltage Shutdown Blanking
Time
INPUTS AND OUTPUTS
FB1 Input Voltage
REFIN2 Input Voltage
LDOREFIN Input Voltage
PARAMETER
5
No load on LDO, OUT1, OUT2, and REF, V
V
EN_LDO
= 5V, T
LDO = GND, BYP = GND
Rising edge of PVCC
Falling edge of PVCC
LDOREFIN = GND
Rising edge at BYP regulation point
LDOREFIN = VCC
LDO to BYP, BYP = 5V, LDOREFIN > (VCC - 1V) (Note 3)
LDO to BYP, BYP = 3.3V, LDOREFIN < 0.3V (Note 3)
No external load
REF in regulation
Both SMPSs on, FB1 = SKIP = GND, REFIN2 = VCC
V
V
Both SMPSs on, FB1 = SKIP = GND, REFIN2 = VCC,
V
FB1 with respect to nominal regulation point
REFIN2 with respect to nominal regulation point
FB1 or REFIN2 delay with 50mV overdrive
FB1 or REFIN2 with respect to nominal output, falling
edge, typical hysteresis = 1%
Falling edge, 50mV overdrive
I
High state, forced to 5.5V
FB1 or REFIN2 with respect to nominal output voltage
From EN_ signal
Low level
High level
OUT2 Dynamic Range, V
Fixed OUT2 = 1.05V
Fixed OUT2 = 3.3V
Fixed LDO = 5V
LDO Dynamic Range, V
Fixed LDO = 3.3V
0 < I
V
SINK
IN
IN
OUT1
OUT1
= 5.5V to 25V, both SMPSs off, EN_LDO = VCC
= 4.5V to 25V, EN1 = EN2 = EN_LDO = 0V
LOAD
A
= 4mA
= BYP = 5.3V, V
= -40°C to +100°C, unless otherwise noted. Typical values are at T
= BYP = 5.3V, V
< 50µA
ISL6237
CONDITIONS
OUT2
LDO
OUT2
OUT2
= 2 x V
= 3.5V
= 3.5V
= V
IN
= 12V, EN2 = EN1 = VCC, VBYP = 5V, PVCC = 5V,
REFIN2
LDOREFIN
VCC - 1.0
VCC - 1.0
VCC - 1.0
(Note 4)
1.980
4.53
0.35
MIN
+12
-12
3.9
3.0
3.0
10
10
65
0.5
+8
2.000
+150
TYP
4.35
4.05
4.68
200
180
+11
+16
3.1
0.7
1.5
25
20
10
10
20
-9
10
70
5
A
= +25°C. (Continued)
VCC - 1.1
(Note 4)
2.020
MAX
4.83
2.50
0.30
2.25
400
250
+14
+20
4.5
3.2
1.5
3.0
0.2
0.3
50
30
30
-6
75
7
1
March 18, 2008
FN6418.4
UNITS
mW
mA
mV
µA
µA
µA
µA
µA
ms
µs
µs
°C
Ω
Ω
%
%
%
%
V
V
V
V
V
V
V
V
V
V
V
V
V
V