MT36VDDF25672Y-335F3 Micron Technology Inc, MT36VDDF25672Y-335F3 Datasheet - Page 27
![MODULE DDR 2GB 184-RDIMM](/photos/7/83/78386/mfg_mt_rdimm_series_sml.jpg)
MT36VDDF25672Y-335F3
Manufacturer Part Number
MT36VDDF25672Y-335F3
Description
MODULE DDR 2GB 184-RDIMM
Manufacturer
Micron Technology Inc
Specifications of MT36VDDF25672Y-335F3
Memory Type
DDR SDRAM
Memory Size
2GB
Speed
166MHz
Package / Case
184-DIMM
Main Category
DRAM Module
Sub-category
DDR SDRAM
Module Type
184RDIMM
Device Core Size
72b
Organization
256Mx72
Total Density
2GByte
Chip Density
512Mb
Maximum Clock Rate
333MHz
Operating Supply Voltage (typ)
2.5V
Operating Current
3.24A
Number Of Elements
36
Operating Supply Voltage (max)
2.7V
Operating Supply Voltage (min)
2.3V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Pin Count
184
Mounting
Socket
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
557-1343
Table 20: PLL Clock Driver Timing Requirements and Switching Characteristics
Note 1
NOTE:
pdf: 09005aef80772fd2, source: 09005aef8075ebf6
DDF36C128_256x72G.fm - Rev. D 9/04 EN
PARAMETER
Operating Clock Frequency
Input Duty Cycle
Stabilization Time
Cycle to Cycle Jitter
Static Phase Offset
Output Clock Skew
Period Jitter
Half-Period Jitter
Input Clock Slew Rate
Output Clock Slew Rate
1. The timing and switching specifications for the PLL listed above are critical for proper operation of the DDR SDRAM
2. The PLL must be able to handle spread spectrum induced skew.
3. Operating clock frequency indicates a range over which the PLL must be able to lock, but in which it is not required to
4. Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its ref-
5. Static Phase Offset does not include Jitter.
6. Period Jitter and Half-Period Jitter specifications are separate specifications that must be met independently of each
7. The Output Slew Rate is determined from the IBIS model;
Registered DIMMs. These are meant to be a subset of the parameters for the specific device used on the module.
Detailed information for this PLL is available in JEDEC Standard JESD82.
meet the other timing parameters. (Used for low speed system debug.)
erence signal after power up.
other.
SYMBOL
t
t
t
JIT
t
STAB
JIT
t
t
t
JIT
f
t
SK
t
LS
DC
CK
LS
HPER
PER
CC
O
O
I
MIN
-100
-75
-50
-75
1.0
1.0
60
40
-
-
V
27
0°C
DD
NOMINAL
CDCV857
= +2.5V ±0.2V
GND
V
DD
T
0
-
-
-
-
-
-
-
-
-
A
Micron Technology, Inc., reserves the right to change products or specifications without notice.
+70°C
1GB, 2GB (x72, ECC, DR)
V
V
CK
CK
R=60
R=60
MAX
170
100
100
100
60
75
50
75
184-PIN DDR RDIMM
4
2
V
DD
/2
©2004 Micron Technology, Inc. All rights reserved.
UNITS
MHz
V/ns
V/ns
ms
%
ps
ps
ps
ps
ps
NOTES
2, 3
4
5
6
6
7