ATA6613-EK Atmel, ATA6613-EK Datasheet - Page 220
ATA6613-EK
Manufacturer Part Number
ATA6613-EK
Description
BOARD DEMO LIN-MCM FOR ATA6613
Manufacturer
Atmel
Specifications of ATA6613-EK
Main Purpose
Interface, LIN + MCU
Embedded
Yes, MCU, 8-Bit
Utilized Ic / Part
ATA6613
Primary Attributes
LIN-SBC (System-Basis-Chip) Transceiver, LIN 2.0, Voltage Regulator, Window Watchdog
Secondary Attributes
16 kB Flash, 4 Power Modes: Pre-Normal, Normal, Sleep, Silent, 48-QFN
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
- Current page: 220 of 364
- Download datasheet (7Mb)
6.18
6.18.1
6.18.2
220
USART in SPI Mode
Atmel ATA6612/ATA6613
Overview
Clock Generation
The Universal Synchronous and Asynchronous serial Receiver and Transmitter (USART) can
be set to a master SPI compliant mode of operation. The Master SPI Mode (MSPIM) has the
following features:
•
•
•
•
•
•
•
•
Setting both UMSELn1:0 bits to one enables the USART in MSPIM logic. In this mode of oper-
ation the SPI master control logic takes direct control over the USART resources. These
resources include the transmitter and receiver shift register and buffers, and the baud rate
generator. The parity generator and checker, the data and clock recovery logic, and the RX
and TX control logic is disabled. The USART RX and TX control logic is replaced by a com-
mon SPI transfer control logic. However, the pin control logic and interrupt generation logic is
identical in both modes of operation.
The I/O register locations are the same in both modes. However, some of the functionality of
the control registers changes when using MSPIM.
The Clock Generation logic generates the base clock for the Transmitter and Receiver. For
USART MSPIM mode of operation only internal clock generation (i.e. master operation) is
supported. The Data Direction Register for the XCKn pin (DDR_XCKn) must therefore be set
to one (i.e. as output) for the USART in MSPIM to operate correctly. Preferably the
DDR_XCKn should be set up before the USART in MSPIM is enabled (i.e. TXENn and
RXENn bit set to one).
The internal clock generation used in MSPIM mode is identical to the USART synchronous
master mode. The baud rate or UBRRn setting can therefore be calculated using the same
equations (see
Full Duplex, Three-wire Synchronous Data Transfer
Master Operation
Supports all four SPI Modes of Operation (Mode 0, 1, 2, and 3)
LSB First or MSB First Data Transfer (Configurable Data Order)
Queued Operation (Double Buffered)
High Resolution Baud Rate Generator
High Speed Operation (fXCKmax = fCK/2)
Flexible Interrupt Generation
Table 6-83 on page
221).
9111H–AUTO–01/11
Related parts for ATA6613-EK
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Ata6613
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
DEV KIT FOR AVR/AVR32
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet: