HW-V5-ML523-FXT-UNI-G-J Xilinx Inc, HW-V5-ML523-FXT-UNI-G-J Datasheet - Page 30
![no-image](/images/no-image-200.jpg)
HW-V5-ML523-FXT-UNI-G-J
Manufacturer Part Number
HW-V5-ML523-FXT-UNI-G-J
Description
BOARD EVAL FOR VIRTEX-5
Manufacturer
Xilinx Inc
Series
Virtex™ -5r
Datasheet
1.HW-V5-ML523-FXT-UNI-G-J.pdf
(36 pages)
Specifications of HW-V5-ML523-FXT-UNI-G-J
Main Purpose
Interface, Transceiver, RocketIO
Utilized Ic / Part
Virtex™-5 FPGA
For Use With
HW-XGI-SCLK-G - MODULE SUPER CLOCKHW-AFX-SMA-SFP - CONVERSION MODULE SMA - SFPHW-AFX-SMA-SATA - CONVERSION MODULE SMA - SATAHW-AFX-SMA-RJ45 - CONVERSION MODULE SMA - RJ45HW-AFX-SMA-NQSL-G - NQSL NELCO QUAD SERIAL LOOPHW-AFX-SMA-HSSDC2 - CONVERSION MODULE SMA - HSSDC2HW-AFX-BERG-SDRAM - EXPANSION MOD SDRAM BERG-SDRAM
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Secondary Attributes
-
Embedded
-
Primary Attributes
-
Detailed Description
30
Table 19: Top View of PCB (Cont’d)
The XGI pin connections to the DUT are shown in
Table 22, page
Row
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
6
7
8
9
33.
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
53
55
57
59
61
63
F
J113
www.xilinx.com
Column
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
E
J135
10
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
11
D
6
7
8
9
Table 20, page
J136
10
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
11
C
6
7
8
9
Column
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
53
55
57
59
61
63
11
B
UG225 (v2.1) August 4, 2010
31,
J118
Table 21, page 32
ML52x User Guide
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
A
and
R