8.12.00 J-LINK ARM-PRO Segger Microcontroller Systems, 8.12.00 J-LINK ARM-PRO Datasheet - Page 190

• Manufacturer Part Number: 8.12.00 J-LINK ARM-PRO
• Description: JTAG EMULATOR USB ETHERNET ARM
• Manufacturer: Segger Microcontroller Systems
• Type: Emulatorr

Specifications of 8.12.00 J-LINK ARM-PRO

• Contents: Emulation Module
• For Use With/related Products: ARM7, ARM9, ARM11, Cortex
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 8.12.00 J-LINK ARM-PRO; 899-1007

190
J-Link / J-Trace (UM08001)
Exit1-DR
Temporary controller state.
Pause-DR
The shifting of the test data register between TDI and TDO is temporarily halted.
Exit2-DR
Temporary controller state. Allows to either go back into Shift-DR state or go on to
Update-DR.
Update-DR
Data contained in the currently selected data register is loaded into a latched parallel
output (for registers that have such a latch). The parallel latch prevents changes at
the parallel output of these registers from occurring during the shifting process.
Capture-IR
Instructions may be loaded in parallel into the instruction register.
Shift-IR
The instruction register shifts the values in the instruction register towards TDO with
each clock.
Exit1-IR
Temporary controller state.
Pause-IR
Wait state that temporarily halts the instruction shifting.
Exit2-IR
Temporary controller state. Allows to either go back into Shift-IR state or go on to
Update-IR.
Update-IR
The values contained in the instruction register are loaded into a latched parallel out-
put from the shift-register path. Once latched, this new instruction becomes the cur-
rent one. The parallel latch prevents changes at the parallel output of the instruction
register from occurring during the shifting process.
CHAPTER 9
© 2004-2011 SEGGER Microcontroller GmbH & Co. KG
Background information