AD9380/PCB Analog Devices Inc, AD9380/PCB Datasheet - Page 9

• Manufacturer Part Number: AD9380/PCB
• Description: BOARD EVALUATION FOR AD9380
• Manufacturer: Analog Devices Inc

Specifications of AD9380/PCB

• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Table 6. Pin Function Descriptions
Mnemonic
INPUTS
R
G
B
R
G
B
Rx0+
Rx0−
Rx1+
Rx1−
Rx2+
Rx2−
RxC+
RxC−
HSYNC 0
HSYNC 1
VSYNC0
VSYNC1
SOGIN 0
SOGIN 1
EXTCLK/COAST
AIN0
AIN0
B
AIN1
AIN1
B
AIN0
AIN1
Description
Analog Input for the Red Channel 0.
Analog Input for the Green Channel 0.
Analog Input for the Blue Channel 0.
Analog Input for the Red Channel 1.
Analog Input for the Green Channel 1.
Analog Input for Blue Channel 1.
High impedance inputs that accept the red, green, and blue channel graphics signals, respectively. The three
channels are identical and can be used for any colors, but colors are assigned for convenient reference. They
accommodate input signals ranging from 0.5 V to 1.0 V full scale. Signals should be ac-coupled to these pins to
support clamp operation (see Figure 3 for an input reference circuit).
Digital Input Channel 0 True.
Digital Input Channel 0 Complement.
Digital Input Channel 1 True.
Digital Input Channel 1 Complement.
Digital Input Channel 2 True.
Digital input Channel 2 Complement.
These six pins receive three pairs of transition minimized differential signaling (TMDS) pixel data (at 10× the pixel
rate) from a digital graphics transmitter.
Digital Data Clock True.
Digital Data Clock Complement.
This clock pair receives a TMDS clock at 1× pixel data rate.
Horizontal Sync Input Channel 0.
Horizontal Sync Input Channel 1.
These inputs receive a logic signal that establishes the horizontal timing reference and provides the frequency
reference for pixel clock generation. The logic sense of this pin is controlled by Serial Register 0x12 Bits 5:4
(HSYNC polarity). Only the leading edge of HSYNC is active; the trailing edge is ignored. When HSYNC polarity =
0, the falling edge of HSYNC is used. When HSYNC polarity = 1, the rising edge is active. The input includes a
Schmitt trigger for noise immunity.
Vertical Sync Input Channel 0.
Vertical Sync Input Channel 1.
These are the inputs for vertical sync.
Sync-on-Green Input Channel 0.
Sync-on-Green Input Channel 1.
These inputs are provided to assist with processing signals with embedded sync, typically on the green channel.
The pin is connected to a high speed comparator with an internally generated threshold. The threshold level can
be programmed in 10 mV steps to any voltage between 10 mV and 330 mV above the negative peak of the input
signal. The default voltage threshold is 150 mV. When connected to an ac-coupled graphics signal with
embedded sync, it produces a noninverting digital output on SOGOUT. (This is usually a composite sync signal,
containing both vertical and horizontal sync (HSYNC ) information that must be separated before passing the
horizontal sync signal to HSYNC.) When not used, this input should be left unconnected. For more details on this
function and how it should be configured, see the HSYNC and VSYNC Inputs section.
Coast Input to Clock Generator (Optional).
This input can be used to cause the pixel clock generator to stop synchronizing with HSYNC and continue
producing a clock at its current frequency and phase. This is useful when processing signals from sources that fail
to produce horizontal sync pulses during the vertical interval. The coast signal is generally not required for PC-
generated signals. The logic sense of this pin is controlled by coast polarity (Register 0x18, Bits 6:5). When not
used, this pin can be grounded and input coast polarity programmed to 1 (Register 0x18, Pin 5) or tied high
(to V
power-up. This pin is shared with the EXTCLK function, which does not affect coast functionality. For more details
on coast, see the Clock Generation section.
D
through a 10 kΩ resistor) and input coast polarity programmed to 0. Input coast polarity defaults to 1 at
Rev. 0 | Page 9 of 60
AD9380