ADV7160 Analog Devices, ADV7160 Datasheet
ADV7160
Available stocks
Related parts for ADV7160
ADV7160 Summary of contents
Page 1
... The ADV7160/ADV7162® 96-bit pixel port Video RAM- DAC with color enhanced triple 10-bit DACs. The device also includes a PLL and 64 64 hardware cursor. The ADV7160/ ADV7162 is specifically designed for use in the graphics sub- system of high performance, color graphics workstations and windows accelerators ...
Page 2
... Sync Enabled OUT V = 1.235 V for Specified Performance REF For 220 MHz Operation (ADV7160) For 170 MHz Operation (ADV7160) For 140 MHz Operation (ADV7160) For 220 MHz Operation (ADV7162) For 170 MHz Operation (ADV7162) For 140 MHz Operation (ADV7162) COMP = 0.1 F REV. 0 ...
Page 3
... ADV7160/ADV7162 = 37 pF). All L L Conditions/Comments Pixel CLOCK Rate Pixel CLOCK Cycle Time Pixel CLOCK High Time Pixel CLOCK Low Time Pixel CLOCK to LOADOUT Delay LOADIN Clocking Rate LOADIN Cycle Time LOADIN High Time ...
Page 4
... ADV7160/ADV7162 8,9 MPU P ORT Parameter 220 MHz 170 MHz Version Version NOTES General Notes 1 TTL input values are volts, with input rise/fall times ECL inputs (CLOCK, CLOCK) are V – ...
Page 5
... MHz max 15 ns min 15 ns min 15 ns max 15 ns max 15 ns max 15 ns max 0 ns min 20 ns min 5 ns min 15 ns max Figure 2. JTAG Timing –5– ADV7160/ADV7162 = 37 =10 pF Conditions/Comments 1 ...
Page 6
... ADV7160/ADV7162 Timing Waveforms CLOCK CLOCK t 4 LOADOUT (2:1 MULTIPLEXING) LOADOUT (4:1 MULTIPLEXING) LOADOUT (8:1 MULTIPLEXING) Figure 3. LOADOUT vs. Pixel Clock Input (CLOCK, CLOCK ) LOADIN PIXEL INPUT VALID DATA DATA VALID DATA Figure 4. LOADIN vs. Pixel Input Data –6– ...
Page 7
... DATA ANALOG OUTPUT DATA (IOR, IOG, IOB, A ... H N–1 N–1 SYNCOUT Figure 6. Pixel Input to Analog Output Pipeline with Maximum LOADOUT to LOADIN Delay (8:1 Multiplex Mode) REV ... N+2 H N+2 A ... H A ... N+1 N+1 N ... A ... N+1 N N+1 N+2 A ... H A ... N+1 N+1 N+2 –7– ADV7160/ADV7162 ... H N+2 ... H N+2 ...
Page 8
... ADV7160/ADV7162 CLOCK LOADOUT LOADIN PIXEL A ... A ... N INPUT N DATA N+1 ANALOG OUTPUT DATA (IOR, IOG, IOB, SYNCOUT Figure 7. Pixel Input to Analog Output Pipeline with Minimum LOADOUT to LOADIN Delay (4:1 Multiplex Mode) CLOCK LOADOUT LOADIN PIXEL A ... N INPUT D N DATA ANALOG OUTPUT DATA ...
Page 9
... IOG, IOB, SYNCOUT) Figure 10. Pixel Input to Analog Output Pipeline with Maximum LOADOUT to LOADIN Delay (2:1 Multiplex Mode) REV ... N N–1 N– ... A ... N+1 N N+1 N N–1 N– –9– ADV7160/ADV7162 N+2 N N+1 N+1 N N+1 N+1 N+2 N+2 N ...
Page 10
... ADV7160/ADV7162 CLOCK PRGCKOUT (CLOCK/4) PRGCKOUT (CLOCK/8) PRGCKOUT (CLOCK/16) PRGCKOUT (CLOCK/32 Figure 11. Pixel Clock Input vs. Programmable Clock Output (PRGCKOUT SCKIN BLANK SCKOUT Figure 12. Video Data Shift Clock Input (SCKIN) & BLANK vs. Video Data Shift Clock Output (SCKOUT) CLOCK IOR ANALOG ...
Page 11
... All devices are specified for +70 C operation. 2 Contact Sales Office for latest information on package design. 3 ADV7160 is packaged in a 160-pin plastic power quad flatpack, QFP with heatsink embedded. 4 ADV7162 is packaged in a standard 160-pin plastic quad flatpack, QFP. CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection ...
Page 12
... PS0 PS0 PS0 PS0 PS1 PS1 PS1 PS1 CLOCK 80 ADV7160/ADV7162 PIN ASSIGNMENTS Mnemonic Pin No. Mnemonic CLOCK 81 D9 SCKIN 82 D8 SCKOUT PRGCKOUT 85 D5 GND 86 D4 LOADOUT 87 D3 LOADIN ...
Page 13
... For the ADV7160, in Bypass Mode, PS1 specifies for each pixel whether it should pass through the Color Matrix and Color Palette or bypass the Matrix and Palette. PS0 acts as an overlay input. (This mode is not available for the ADV7162 ...
Page 14
... ODD/EVEN Odd/Even Control (TTL Compatible Input). This input indicates which field of the frame is being displayed required to ensure proper operation of the ADV7160/ADV7162 cursor when inter- laced display mode is selected ignored when noninterlaced display mode is selected. This input should change only during the vertical blank period assumed that an odd field will always follow an even field and vice versa ...
Page 15
... The ADV7162 is packaged in a standard plastic 160-pin quad flatpack (QFP). The ADV7160 is packaged in a plastic 160-pin power quad flatpack (PQUAD). Superior thermal distribution is achieved by the inclusion of a copper heatslug, within the standard package outline, to which the die is attached. This part is ideally suited for high performance applications where external environmental conditions are unpredictable and uncontrollable ...
Page 16
... CLOCK CONTROL CIRCUIT The ADV7160/ADV7162 has an integrated Clock Control Cir- cuit (Figure 16). This circuit is capable of both generating the ADV7160/ADV7162’s internal clocking signals as well as exter- nal graphics subsystem clocking signals. Total system synchro- nization can be attained by using the parts output clocking signals to drive the controlling graphics processor’ ...
Page 17
... LOADOUT CLOCK The LOADOUT signal is used to directly drive the LOADIN pixel latch signal of the ADV7160/ADV7162. This is most sim- ply achieved by tying the LOADOUT and LOADIN pins to- gether. Alternatively, the LOADOUT signal can be used to drive the frame buffer’s shift clock signals, returning to the LOADIN input delayed with respect to LOADOUT ...
Page 18
... The SCKOUT signal is essentially the video memory shift con- trol signal stopped during the screen retrace. Figure 19 shows a suggested frame buffer to ADV7160/ADV7162 interface. This is a minimum chip solution and allows the ADV7160/ADV7162 con- trol the overall graphics system clocking and synchronization. ...
Page 19
... COLOR VIDEO MODES The ADV7160/ADV7162 supports a number of color video modes all at the maximum video rate. Command bits CR27–CR24 of Command Register 2 along with bit MR11 of Mode Register 1 determine the color mode. Seven color modes use the Color Palette, and three of them bypass the palette and control the DACs directly ...
Page 20
... FIRST 32 LOCATIONS input as shown in Figure 29. The remaining LSBs on each OF RAM DAC are zeros. The Bypass Mode can be selected in two ways, by using CR27–CR24 of Command Register pixel by pixel basis using the PS inputs (ADV7160 only). –20– 256 x 10 RAM R6 ...
Page 21
... When 8:1 Multiplexing Mode is selected by setting Bit CR37 of B5 IOB 0 Command Register 3 to Logic “1” and bit CR36 of Command BLUE 0 Register 3 to Logic “0,” the ADV7160/ADV7162 goes into 8- DAC 0 Bit Pseudo-Color Mode irrespective of the Color Mode selected 0 by Bits CR27 to CR24 in Command Register 2. Hence 0 ...
Page 22
... Register Mapping The ADV7160/ADV7162 contains a number of on-board regis- ters including the Mode Register (MR17–MR10), Address Reg- ister (A10–A0) and many Control Registers as well as Color Palette Registers. These registers control the entire operation of the part. Figure 34 shows the internal register configuration. ...
Page 23
... ADDRESS REGISTER COLOR PALETTE (A10–A0) 7FFH – 104H RESERVED 103H – 101H OVERLAY COLOR 1– 30) 100H RESERVED 0FFH – 000H LOOK-UP TABLE RAM (256 x 30) –23– ADV7160/ADV7162 GREEN BLUE REGISTER REGISTER (G9-G0) (B9-B0) ADDRESS REG = ADDRESS REG +1 ...
Page 24
... PRGCKOUT = CLOCK/32 LOADOUT = CLOCK/4: The power-on reset is activated when V AA This reset is active for 1 s. The ADV7160/ADV7162 should not be accessed during this reset period. The pixel clock should be applied at power-up. Color Palette Accesses The Color Palette consists of 256 RAM locations, each location containing 30 bits of color information ...
Page 25
... Register Accesses The MPU can write to or read from all of the ADV7160/ ADV7162’s registers. C0 and C1 determine whether the Mode Register or Address Register is being accessed. Access to these Write Operation Palette Databus Read Operation ...
Page 26
... ADV7160/ADV7162 REGISTER PROGRAMMING The following section describes each register, including Address Register, Mode Register and each of the Control Registers in terms of its configuration. Address Register (A10–A0) As illustrated in the previous tables, the C1 and C0 control in- puts, in conjunction with this address register specify which control register, or color palette location is accessed by the MPU port ...
Page 27
... ID Register (Address Reg (A10–A0) = 003H) This is an 8-bit wide “Identification” read-only register. For the ADV7160 it will always return the hexadecimal value 76H. For the ADV7162 it will always return the hexadecimal value 79H. Pixel Mask Register (Address Reg (A10–A0) = 004H) ...
Page 28
... ADV7160/ADV7162 CR29 CR28 CR27 RESERVED* TRUE COLOR/PSEUDO COLOR MODE CONTROL CR27 CR26 CR25 CR24 8-BIT PSEUDO COLOR ON R7– 8-BIT PSEUDO COLOR ON G7– 8-BIT PSEUDO COLOR ON B7– 16-BIT BYPASS MODE USING ...
Page 29
... DISABLE SYNC RECOGNITION CONTROL (BLUE) CR42 SIGNATURE CLOCK CONTROL 0 IGNORE 1 DECODE CR45 0 DISABLE CLOCK 1 ENABLE CLOCK –29– ADV7160/ADV7162 CR32 CR37 CR36 ) PD BLANK PIPELINE DELAY LOADOUT LOADOUT LOADOUT PD PRGCKOUT FREQUENCY CONTROL CR31 CR30 ...
Page 30
... ADV7160/ADV7162 Signature Reset Control (CR46) Taking CR46 low then high resets the signature analyzer. This is done to give a known starting point before acquiring a signature. Signature Acquire Control (CR47) This bit should be set to Logic “1” for normal operation. See “Test Diagnostic” section for more information. ...
Page 31
... Bit in the PLL Control Register, controls the feedback divider of the on-board PLL Cursor The ADV7160/ADV7162 has cursor generator on board. Several of the control registers control the cursor. These will be described in detail. The Cursor-X and Cursor-Y registers specify the position the cursor placed on the screen ...
Page 32
... CR43 and CR44 of Command Register 4. Figure 47 illustrates the resulting video waveform and the Video Output Truth Table illustrates the corresponding control input stimuli. On the ADV7160/ADV7162 SYNC can be encoded on any of the analog signals, however in practice, SYNC is generally encoded on either the IOG output or on all of the video outputs ...
Page 33
... SYNC LEVEL 0 Variations on RS-343A Various other video output configurations can be implemented by the ADV7160/ADV7162, including RS-170. The table shows calculated values of DAC Gain for some of the most common variants on the RS-343A standard. The associated waveforms are shown in the diagrams. Gain Video Signal 4224 RS343A, SYNC decoded on output ...
Page 34
... The ground plane should encompass all ADV7160/ADV7162 ground pins, voltage reference circuitry, power supply bypass circuitry for the ADV7160/ADV7162, the analog output traces, and all the digital signal traces leading up to the ADV7160/ ADV7162. The ground plane is the graphics board's common ground plane. ...
Page 35
... ANALOG POWER PLANE + 0.1µF (1% METAL) AD589 (1.2V REF) R SET COAXIAL CABLE 280 ( BNC CONNECTORS Recommended Analog Circuit Layout –35– ADV7160/ADV7162 GROUP) AA 0.01µF 0.1µF 0.01µF L1 (FERRITE BEAD 0.1µF 33µF MONITOR (CRT ...
Page 36
... TYPICAL FRAME BUFFER INTERFACE PLL PLL REF CLOCK ECL TTL CLOCK PRGCKOUT LOADOUT SCKOUT BLANK SYNC / TRISYNC SCKIN LOADIN MULTIPLEXER –36– DIVIDE BY M DIVIDE LATCH ENABLE ADV7160/ ADV7162 24 TO PALETTE/RAM & DAC REV. 0 ...
Page 37
... On the other hand, when quantized to 10 bits via the 10-bit RAMs and 10-bit DACs of the ADV7160/ ADV7162, all changes on the input 8-bit data are reflected in corresponding changes in the 10-bit data. ...
Page 38
... Write (xxxxxxxx)* to PLLCommand Register Write (xx0xxxxx)* to Mode Register (MR1) Write (xx1xxxxx)* to Mode Register (MR1) Write (xx0xxxxx)* to Mode Register (MR1) *x represents either value that the bit should be set to, depending on the desired operating mode of the ADV7160/ADV7162. APPENDIX 4 INITIALIZATION AND PROGRAMMING C1 C0 R/W Comment ...
Page 39
... Address Reg points to PLL Command Register (PCR Set up PCR as required C1 C0 R/W Comment Points to Color Palette RAM (Initializes Palette RAM (to a Linear Ramp RAM Initialization Complete –39– ADV7160/ADV7162 4 ...
Page 40
... CR45 of Command Register 4 is set to Logic “0” during the following vertical retrace and the acquired signature is read. At least 20 clock cycles should be allowed for the final pixels of the frame to travel down the pipeline of the ADV7160/ ADV7162 before the signature clock is disabled. The signature analyzer is read from control registers 010H to 013H ...
Page 41
... JTAG Test Port JTAG Test Port is a 4-pin interface consisting of: TCK: Test Clock TMS: Test Mode Select TDI: Test Data Input TDO: Test Data Output To put the ADV7160/ADV7162 into the required mode, the In- struction Register must be loaded. INSTRUCTION REGISTER CODE INSTRUCTION EXTEST 000 ...
Page 42
... This pro- vides a highly efficient path for the transfer of heat to the pack- age surface. The package configuration also provides and efficient thermal path from the ADV7160 to the Printed Circuit Board. –42– as shown JA ...
Page 43
... PAGE INDEX Topic FEATURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 GENERAL DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . 1 & 15 ADV7160/ADV7162 BLOCK DIAGRAM . . . . . . . . . . . . . . . . . 1 ADV7160/ADV7162 SPECIFICATIONS . . . . . . . . . . . . . . . . . 2 ADV7160/ADV7162 TIMING CHARACTERISTICS . . . . . 3-5 TIMING WAVEFORMS . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-11 ORDERING GUIDE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 ABSOLUTE MAXIMUM RATINGS . . . . . . . . . . . . . . . . . . . 11 PIN CONFIGURATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 PIN FUNCTION DESCRIPTION . . . . . . . . . . . . . . . . . . 13-14 CIRCUIT DETAILS AND OPERATION . . . . . . . . . . . . . . . . 15 PIXEL PORT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15-16 CLOCK CONTROL CIRCUIT ...
Page 44
... ADV7160/ADV7162 0.037 (0.95) 0.026 (0.65) SEATING PLANE 0.004 (0.10) MAX 0.070 (1.77) 0.062 (1.57) OUTLINE DIMENSIONS Dimensions shown in inches and (mm). S-160 160-Lead Plastic Quad Flatpack 1.239 (31.45) SQ 1.219 (30.95) 0.160 (4.07) MAX 1.107 (28.10) SQ 1.100 (27.90 120 121 4 4 MAX TOP VIEW (PINS DOWN) PIN 1 10 160 1 0.070 (1.77) 0.062 (1.57) 0.026 (0.65) MIN ...