IDT7164 IDT [Integrated Device Technology], IDT7164 Datasheet
IDT7164
Available stocks
Related parts for IDT7164
IDT7164 Summary of contents
Page 1
... Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation. The IDT7164 is packaged in a 28-pin 300 mil DIP and SOJ; and 28-pin 600 mil DIP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability ...
Page 2
... IDT7164S/L CMOS STATIC RAM 64K (8K x 8-BIT) PIN CONFIGURATIONS D28 D28 P28 P28 SO28 GND 14 2967 drw 02 DIP/SOJ ...
Page 3
... IDT7164S/L CMOS STATIC RAM 64K (8K x 8-BIT) CAPACITANCE ( 1.0MHz) A (1) Symbol Parameter Conditions C Input Capacitance IN C I/O Capacitance V I/O NOTE: 1. This parameter is determined by device characterization, but is not production tested. DC ELECTRICAL CHARACTERISTICS (V = 5.0V 10 0.2V Symbol Parameter I Operating Power Supply CC1 CS Current, ...
Page 4
... LC RC — GND to 3.0V 5ns 1.5V 1.5V See Figures 1 and 2 2967 tbl 10 5V 480 30pF* 2967 drw 03 (for t *Includes scope and jig capacitances 6.1 MILITARY AND COMMERCIAL TEMPERATURE RANGES IDT7164S IDT7164L Min. Max. Min. — 10 — — 5 — — 10 — — 5 — 0.4 — — 0.5 — ...
Page 5
... IDT7164S/L CMOS STATIC RAM 64K (8K x 8-BIT) AC ELECTRICAL CHARACTERISTICS Symbol Parameter Read Cycle t Read Cycle Time RC t Address Access Time AA (3) t Chip Select-1 Access Tim ACS1 (3) t Chip Select-2 Access Time ACS2 (4) t Chip Select- Output in Low-Z CLZ1,2 t Output Enable to Output Valid ...
Page 6
... IDT7164S/L CMOS STATIC RAM 64K (8K x 8-BIT) AC ELECTRICAL CHARACTERISTICS (Continued) Symbol Parameter Read Cycle t Read Cycle Time RC t Address Access Time AA (3) t Chip Select-1 Access Time ACS1 (3) t Chip Select-2 Access Time ACS2 (4) t Chip Select- Output in Low-Z CLZ1,2 t Output Enable to Output Valid ...
Page 7
... IDT7164S/L CMOS STATIC RAM 64K (8K x 8-BIT) TIMING WAVEFORM OF READ CYCLE NO. 1 ADDRESS DATA OUT TIMING WAVEFORM OF READ CYCLE NO. 2 ADDRESS DATA OUT TIMING WAVEFORM OF READ CYCLE NO DATA OUT I POWER CC SUPPLY CURRENT I SB NOTES HIGH for Read cycle. ...
Page 8
... IDT7164S/L CMOS STATIC RAM 64K (8K x 8-BIT) TIMING WAVEFORM OF WRITE CYCLE NO ADDRESS (4) DATA OUT DATA IN TIMING WAVEFORM OF WRITE CYCLE NO ADDRESS DATA IN NOTES must be inactive during all address transitions write occurs during the overlap of a LOW CS 3 ...
Page 9
... IDT7164S/L CMOS STATIC RAM 64K (8K x 8-BIT) LOW V DATA RETENTION WAVEFORM CDR CS ORDERING INFORMATION IDT 7164 X XX Device Power Speed Type DATA RETENTION MODE 4. XXX X Package Process/ Temperature Range Blank ...