PIC12C672T-04I/SM Microchip Technology, PIC12C672T-04I/SM Datasheet - Page 230

• Manufacturer Part Number: PIC12C672T-04I/SM
• Description: IC MCU OTP 2KX14 A/D 8-SOIJ
• Manufacturer: Microchip Technology
• Series: PIC® 12Cr

Specifications of PIC12C672T-04I/SM

• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 4MHz
• Peripherals: POR, WDT
• Number Of I /o: 5
• Program Memory Size: 3.5KB (2K x 14)
• Program Memory Type: OTP
• Ram Size: 128 x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 4x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
• For Use With: XLT08SO-1 - SOCKET TRANSITION 8SOIC 150/208AC164312 - MODULE SKT FOR PM3 16SOIC309-1048 - ADAPTER 8-SOIC TO 8-DIP309-1047 - ADAPTER 8-SOIC TO 8-DIP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Connectivity: -

PICmicro MID-RANGE MCU FAMILY
15.3.4
DS31015A-page 15-10
SCK (CKP = 0,
SCK (CKP = 0,
SCK (CKP = 1,
SCK (CKP = 1,
SDO (CKE = 0)
SDO (CKE = 1)
SDI (SMP = 0)
Input
Sample (SMP = 0)
SDI (SMP = 1)
Input
Sample (SMP = 1)
Write to
SSPBUF
SSPIF
SSPSR to
SSPBUF
CKE = 1)
CKE = 0)
CKE = 0)
CKE = 1)
Master Operation
The master can initiate the data transfer at any time because it controls the SCK. The master
determines when the slave (Processor 2) is to broadcast data by the software protocol.
In master mode the data is transmitted/received as soon as the SSPBUF register is written to. If
the SPI is only going to receive, the SDO output could be disabled (programmed as an input).
The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed
clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal
received byte (interrupts and status bits appropriately set). This could be useful in receiver appli-
cations as a “line activity monitor” mode.
The clock polarity is selected by appropriately programming bit CKP (SSPCON<4>). This then
would give waveforms for SPI communication as shown in
Figure 15-5
user programmable to be one of the following:
• F
• F
• F
• Timer2 output/2
This allows a maximum data rate of 5 Mbps (at 20 MHz).
Figure 15-3:
bit7
OSC
OSC
OSC
bit7
bit7
/4 (or T
/16 (or 4 • T
/64 (or 16 • T
bit7
where the MSb is transmitted first. In master mode, the SPI clock rate (bit rate) is
CY
bit6
bit6
SPI Mode Waveform, Master Mode
)
CY
CY
)
)
bit5
bit5
bit4
bit4
bit3
bit3
bit2
bit2
bit1
bit1
Figure
1997 Microchip Technology Inc.
bit0
bit0
bit0
15-3,
bit0
Figure
Next Q4 cycle
after Q2
4 clock
modes
15-4, and