M30840SGP#U5 Renesas Electronics America, M30840SGP#U5 Datasheet - Page 280

• Manufacturer Part Number: M30840SGP#U5
• Description: IC M32C/84 MCU ROMLESS 100LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M32C/80r

Specifications of M30840SGP#U5

• Core Processor: M32C/80
• Core Size: 16/32-Bit
• Speed: 32MHz
• Connectivity: CAN, I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, PWM, WDT
• Number Of I /o: 45
• Program Memory Type: ROMless
• Ram Size: 10K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 10x10b, D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 100-LQFP
• For Use With: R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

M
R
R
e
E
3
. v
J
2
Table 18.5 Repeat Sweep Mode 0 Specifications
0
Function
Start Condition
Stop Condition
Interrupt Request Generation Timing • When the DUS bit in the AD0CON3 register is set to "0" (DMAC operating mode
Analog Voltage Input Pins
Reading of A/D Conversion Result • When the DUS bit is set to "0", the microcomputer reads the AD0j register (j=0 to
C
18.1.4 Repeat Sweep Mode 0
1
9
8 /
0 .
B
In repeat sweep mode 0, analog voltage applied to selected pins is repeatedly converted to a digital code.
Table 18.5 lists specifications of repeat sweep mode 0.
0
1
4
0
G
3
J
6
u
o r
0 -
. l
u
0
1
p
, 7
0
Item
1
(
2
M
0
3
0
2
5
C
8 /
Page 257
, 4
M
3
2
C
8 /
f o
Select from ANi
The SCAN1 and SCAN0 bits in the AD0CON1 register and the APS1 and APS0
bits in the AD0CON2 register select pins. Analog voltage applied to the pins is
repeatedly converted to a digital code
Same as one-shot mode
The ADST bit in the AD0CON0 register is set to "0" (A/D conversion stopped) by
program
• When DUS bit is set to "1" (DMAC operating mode enabled), an interrupt request
AN
• When the DUS bit is set to "1", do not read the AD00 register. A/D conversion
4
4
disabled), no interrupt request is generated
is generated every time an A/D conversion is completed
7) corresponding to selected pins
result is stored in the AD00 register after the A/D conversion is completed.
DMAC transfers the conversion result to any memory space. Refer to 13. DMAC
for DMAC settings
) T
9
i5
5
(6 pins) or ANi
0
and ANi1 (2 pins) (i=none, 0, 2, 15), ANi
0
to ANi
7
(8 pins)
Specification
0
to ANi
3
18. A/D Converter
(4 pins), ANi
0
to