ZLF645E0H2864G Zilog, ZLF645E0H2864G Datasheet - Page 62

• Manufacturer Part Number: ZLF645E0H2864G
• Description: IC MCU 64K FLASH 1K RAM 28-SSOP
• Manufacturer: Zilog
• Series: Crimzon™ ZLFr

Specifications of ZLF645E0H2864G

• Core Processor: Z8 LXMC
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: UART/USART
• Peripherals: Brown-out Detect/Reset, HLVD, POR, WDT
• Number Of I /o: 24
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 1.9 V ~ 3.6 V
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 28-SSOP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Data Converters: -
• Oscillator Type: -
• Other names: 269-4719

Enabling Flash Accesses Through the ICP
ICP Interface Logic Architecture
ICP Interface Operation
PS026407-0408
System Clock
ICP Pin
After the ZLF645 is in ICP mode, the
programmed to 1 before Flash accesses are enabled through the ICP interface.
The ICP logic within the ZLF645 MCU consists of four primary functional blocks: trans-
mitter, receiver, auto-baud detector/generator, and Flash Controller interface.
displays the architecture of the ICP.
After the ZLF645 MCU is in ICP mode, pin P34 acts a bidirectional open-drain interface
with internal pull-ups used for transmitting and receiving the data. Data transmission is
half-duplex, in that transmit and receive cannot occur simultaneously. Serial data on P34 is
sent using the standard asynchronous data format defined in RS-232. This pin creates an
interface from the ZLF645 MCU to the serial port of a host PC using minimal external
hardware.
RS-232 connection using an open-drain buffer. The ICP pin must always be connected to
V
DD
through an external pull-up resistor.
Figure 17
Figure 16. In-Circuit Programmer Block Diagram
Detector/Generator
Auto-Baud
displays the recommended method of connecting P34 pin to an
Transmitter
Receiver
FLASHCTL
bit of the ICP Control register must be
Enabling Flash Accesses Through the ICP
ZLF645 Series Flash MCUs
Product Specification
Flash Controller
Interface
Figure 16
54