MC68HC908GR8CFA Freescale Semiconductor, MC68HC908GR8CFA Datasheet - Page 251

no-image

MC68HC908GR8CFA

Manufacturer Part Number
MC68HC908GR8CFA
Description
IC MCU FLSH 8BIT8MHZ 7.5K32-LQFP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheets

Specifications of MC68HC908GR8CFA

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
SCI, SPI
Peripherals
LVD, POR, PWM
Number Of I /o
21
Program Memory Size
7.5KB (7.5K x 8)
Program Memory Type
FLASH
Ram Size
384 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 6x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
32-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908GR8CFA
Manufacturer:
FREESCALE
Quantity:
3 250
Part Number:
MC68HC908GR8CFA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908GR8CFA
Manufacturer:
FREESCALE
Quantity:
3 250
Company:
Part Number:
MC68HC908GR8CFA
Quantity:
1 000
Part Number:
MC68HC908GR8CFAE
Manufacturer:
FREE
Quantity:
5 130
Part Number:
MC68HC908GR8CFAE
Manufacturer:
FREESCALE
Quantity:
5 639
Part Number:
MC68HC908GR8CFAE
Manufacturer:
FREESCALE
Quantity:
20 000
18.7 SCI During Break Module Interrupts
18.8 I/O Signals
18.8.1 PE2/TxD (Transmit Data)
MC68HC908GR8 — Rev 4.0
MOTOROLA
The system integration module (SIM) controls whether status bits in
other modules can be cleared during the break state. The BCFE bit in
the SIM break flag control register (SBFCR) enables software to clear
status bits during the break state.
To allow software to clear status bits during a break interrupt, write a
logic 1 to the BCFE bit. If a status bit is cleared during the break state, it
remains cleared when the MCU exits the break state.
To protect status bits during the break state, write a logic 0 to the BCFE
bit. With BCFE at logic 0 (its default state), software can read and write
I/O registers during the break state without affecting status bits. Some
status bits have a 2-step read/write clearing procedure. If software does
the first step on such a bit before the break, the bit cannot change during
the break state as long as BCFE is at logic 0. After the break, doing the
second step clears the status bit.
Port E shares two of its pins with the SCI module. The two SCI I/O pins
are:
The PE2/TxD pin is the serial data output from the SCI transmitter. The
SCI shares the PE2/TxD pin with port E. When the SCI is enabled, the
PE2/TxD pin is an output regardless of the state of the DDRE0 bit in data
direction register E (DDRE).
Freescale Semiconductor, Inc.
For More Information On This Product,
PE2/TxD — Transmit data
PE1/RxD — Receive data
Serial Communications Interface (SCI)
Go to: www.freescale.com
Serial Communications Interface (SCI)
SCI During Break Module Interrupts
Technical Data
251

Related parts for MC68HC908GR8CFA