C8051F122 Silicon Laboratories Inc, C8051F122 Datasheet - Page 298

no-image

C8051F122

Manufacturer Part Number
C8051F122
Description
IC 8051 MCU FLASH 128K 100TQFP
Manufacturer
Silicon Laboratories Inc
Series
C8051F12xr
Datasheets

Specifications of C8051F122

Core Processor
8051
Core Size
8-Bit
Speed
100MHz
Connectivity
EBI/EMI, SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number Of I /o
64
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
8.25K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x8b, 8x10b; D/A 2x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-TQFP, 100-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
C8051F122
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
C8051F122
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
C8051F122-GQ
Manufacturer:
SiliconL
Quantity:
219
Part Number:
C8051F122-GQ
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
C8051F122-GQR
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
C8051F122R
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
C8051F120/1/2/3/4/5/6/7
C8051F130/1/2/3
298
Bits7–0: SADDR0.[7:0]: UART0 Slave Address
Bits7–0: SADEN0.[7:0]: UART0 Slave Address Enable
Bits7–0: SBUF0.[7:0]: UART0 Buffer Bits 7–0 (MSB–LSB)
R/W
R/W
R/W
Bit7
Bit7
Bit7
The contents of this register are used to define the UART0 slave address. Register SADEN0
is a bit mask to determine which bits of SADDR0 are checked against a received address:
corresponding bits set to logic 1 in SADEN0 are checked; corresponding bits set to logic 0
are “don’t cares”.
Bits in this register enable corresponding bits in register SADDR0 to determine the UART0
slave address.
0: Corresponding bit in SADDR0 is a “don’t care”.
1: Corresponding bit in SADDR0 is checked against a received address.
This is actually two registers; a transmit and a receive buffer register. When data is moved
to SBUF0, it goes to the transmit buffer and is held for serial transmission. Moving a byte to
SBUF0 is what initiates the transmission. When data is moved from SBUF0, it comes from
the receive buffer.
SFR Definition 21.5. SADEN0: UART0 Slave Address Enable
R/W
R/W
R/W
Bit6
Bit6
Bit6
SFR Definition 21.4. SADDR0: UART0 Slave Address
SFR Definition 21.3. SBUF0: UART0 Data Buffer
R/W
R/W
R/W
Bit5
Bit5
Bit5
R/W
R/W
Bit4
Bit4
R/W
Bit4
Rev. 1.4
R/W
R/W
Bit3
Bit3
R/W
Bit3
R/W
R/W
Bit2
Bit2
R/W
Bit2
R/W
R/W
R/W
Bit1
Bit1
Bit1
SFR Address:
SFR Address:
SFR Address:
SFR Page:
SFR Page:
SFR Page:
R/W
R/W
Bit0
Bit0
R/W
Bit0
0xB9
0
0xA9
0
00000000
Reset Value
0x99
0
00000000
Reset Value
00000000
Reset Value

Related parts for C8051F122