XRT94L31IB-L Exar Corporation, XRT94L31IB-L Datasheet - Page 44

• Manufacturer Part Number: XRT94L31IB-L
• Description: IC MAPPER DS3/E3/STS-1 504TBGA
• Manufacturer: Exar Corporation

Specifications of XRT94L31IB-L

• Applications: Network Switches
• Interface: Bus
• Voltage - Supply: 3.14 V ~ 3.47 V
• Package / Case: 504-LBGA
• Mounting Type: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

XRT94L31
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
PIN DESCRIPTION OF THE XRT94L31 (REV. B)
PIN #
E13
TXHDLCDAT_0_3
STS1TXA_0_D3
SIGNAL NAME
SSI_CLK
I/O
I/O
TTL/
CMOS
TYPE
Transmit STS-1 Telecom Bus Interface - Channel 0 - Data Bus Input
pin number 3/Transmit High-Speed HDLC Controller Input Interface
block - Channel 0 - Input Data Bus - Pin 3/Slow-Speed Interface -
Clock Input/Output signal:
The function of this pin depends upon whether or not the STS-1 Telecom
Bus Interface, associated with Channel 0 is enabled.
If STS-1 Telecom Bus (Channel 0) has been enabled - Transmit STS-1
Telecom Bus Interface - Input Data Bus pin number 3 - STS1TXA_0_D3:
This input pin along with STS1TXA_0_D[7:4] and STS1TXA_0_D[2:0]
function as the Transmit (Add) STS-1 Telecom Bus Interface - Input Data
Bus for Channel 0. The Transmit STS-1 Telecom Bus interface will sam-
ple and latch this pin upon the falling edge of STS1TXA_CLK_0.
If the STS-1 Telecom Bus Interface (associated with Channel 0) has
been disabled.
This input/output pin can function in either of the following roles, depend-
ing upon which mode the XRT94L31 has been configured to operate in,
as described below.
If the XRT94L31 has been configured to operate in the High-Speed
HDLC Controller over DS3/STS-3 Mode - Transmit High-Speed
HDLC Controller Input Interface block - Channel 0 - Data Bus Input
pin # 3 - TxHDLCDAT_0_3:
If the XRT94L31 is configured to operate in the High-Speed HDLC Con-
troller over DS3/STS-3 Mode, then this input pin will function as Bit 3
within the Transmit High-Speed HDLC Controller Input Interface block -
Input Data Bus (e.g., the TxHDLCDat_0[7:0] input pins).The Transmit
High-Speed HDLC Controller Input Interface block will provide the Sys-
tem-Side Terminal equipment with a byte-wide Transmit High-Speed
HDLC Controlller clock output signal (TxHDLCClk_0).
The Transmit High-Speed HDLC Controller Input Interface block will
sample the data residing on this input pin (along with the rest of the
TxHDLCDat_0[7:0] input pins) upon the rising edge of the TxHDLCClk_0
clock output signal.
If the XRT94L31 is configured to operate in the DS3/E3/STS-1 to
STS-3/STM-1 Mapper Mode - Slow-Speed Interface for Ingress Path
- Clock Input/Output - SSI_CLK:
This pin along with the SSI_POS and SSI_NEG pins function as the
Slow-Speed Interface for the Ingress Direction signal Path Input/Output
Port.
The Slow-Speed Interface can be configured to function as either an
Input (ADD) or Output (DROP) port, as described below.
44
DESCRIPTION
REV. 1.0.1