MCIMX283DVM4B Freescale Semiconductor, MCIMX283DVM4B Datasheet - Page 10

no-image

MCIMX283DVM4B

Manufacturer Part Number
MCIMX283DVM4B
Description
IC MPU I.MX28 1.2 289MAPBGA
Manufacturer
Freescale Semiconductor
Series
i.MX28r

Specifications of MCIMX283DVM4B

Core Processor
ARM9
Core Size
32-Bit
Speed
454MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, MMC, SmartCard, SPI, SSI, UART/USART, USB OTG
Peripherals
DMA, I²S, LCD, POR, PWM, WDT
Program Memory Size
128KB (32K x 32)
Program Memory Type
Mask ROM
Ram Size
32K x 32
Voltage - Supply (vcc/vdd)
1.25 V ~ 5.25 V
Data Converters
A/D 17x12b
Oscillator Type
External
Operating Temperature
-20°C ~ 70°C
Package / Case
289-LFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of I /o
-
Eeprom Size
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX283DVM4B
Manufacturer:
TI
Quantity:
332
Part Number:
MCIMX283DVM4B
Manufacturer:
NXP
Quantity:
100
Part Number:
MCIMX283DVM4B
Manufacturer:
NXP
Quantity:
912
Part Number:
MCIMX283DVM4B
Manufacturer:
NXP
Quantity:
1 064
Part Number:
MCIMX283DVM4B
Manufacturer:
FRESSCALE
Quantity:
20 000
Company:
Part Number:
MCIMX283DVM4B
Quantity:
2 280
2.1
Special signal considerations are listed in
“Package Information and Contact
10
Mnemonic
USBHOST
USBOTG
USBPHY
TIMROT
SSP(4)
Block
DCDC_BATTERY
PSWITCH
VDDXTAL
BATTERY
Special Signal Considerations
Signal
serial port
Rotary
Decoder
High-speed
USB
on-the-go
USB PHY
Synchronous
Timers and
Integrated
Block Name
i.MX28 Applications Processor Data Sheet for Consumer Products, Rev. 0
Table 4. i.MX28 Digital and Analog Modules (continued)
The pin is used for chip power on or recovery. VDDIO can be applied to PSWITCH through a
10 kΩ resistor. This is necessary in order to enter the chip’s firmware recovery. The on-chip
circuitry prevents the actual voltage on the pin from exceeding acceptable levels
This pin is an output of i.MX28. Should be coupled to ground with a 1.0 uF capacitor. User
should not supply external power to this pin.
This pin should be connected to the battery with minimal resistance. It provides charging current
to the battery. If the system does not use a battery, this pin should be left floating. See the
“Power Supply” section of the reference manual for details.
This pin is an input of i.MX28 that provides supply to the DCDC converter. It should be
connected to the battery with minimal resistance. See the “Power Supply” section of the
reference manual for details.
Connectivity
peripherals
Timer
peripherals
Connectivity
peripherals
Connectivity
peripherals
Subsystem
Assignment.”
Table 5. Signal Considerations
Table
The synchronous serial port is a flexible interface for inter-IC and removable
media control and communication. The SSP supports master operation of
SPI, Texas Instruments SSI; 1-bit, 4-bit, and 8-bit SD/SDIO/MMC and 1-bit
and 4-bit MS modes.
The SPI mode has enhancements to support 1-bit legacy MMC cards. SPI
master dual (2-bit) and quad (4-bit) mode reads are also supported. The SSP
also supports slave operation for the SPI and SSI modes. The SSP has a
dedicated DMA channel in the bridge and can also be controlled directly by
the CPU through PIO registers. Each of the four SSP modules is
independent of the other and can have separate SSPCLK frequencies.
This module implements four timers and a rotary decoder. The timers and
decoder can take their inputs from any of the pins defined for PWM, rotary
encoders, or certain divisions from the 32-kHz clock input. Thus, the PWM
pins can be inputs or outputs, depending on the application.
The USB module provides high-performance USB On-The-Go (OTG) and
host functionality (up to 480 Mbps), compliant with the USB 2.0 specification
and the OTG supplement. The module has DMA capabilities for handling
data transfer between internal buffers and system memory.
When the OTG controller works in device mode, it can only works in FS or
HS mode. Two USB2.0 PHYs are also integrated (one for the OTG port,
another for the host port.)
The integrated USB 2.0 PHY macrocells are capable of connecting to USB
host/device systems at the USB low-speed (LS) rate of 1.5 Mbps, full-speed
(FS) rate of 12 Mbps or at the USB 2.0 high-speed (HS) rate of 480 Mbps.
The integrated PHYs provide a standard UTM interface. The USB_DP and
USB_DN pins connect directly to a USB connector.
5. The package contact assignment is found in
Signal descriptions are provided in the reference manual.
Descriptions
Brief Description
Freescale Semiconductor
Section 4,

Related parts for MCIMX283DVM4B