PK20N512VMD100 Freescale Semiconductor, PK20N512VMD100 Datasheet - Page 41

• Manufacturer Part Number: PK20N512VMD100
• Description: IC ARM CORTEX MCU 512K 144-MAP
• Manufacturer: Freescale Semiconductor
• Series: Kinetisr

Specifications of PK20N512VMD100

• Core Processor: ARM Cortex-M4
• Core Size: 32-Bit
• Speed: 100MHz
• Connectivity: CAN, EBI/EMI, I²C, IrDA, SDHC, SPI, UART/USART, USB, USB OTG
• Peripherals: DMA, I²S, LVD, POR, PWM, WDT
• Number Of I /o: 100
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 128K x 8
• Voltage - Supply (vcc/vdd): 1.71 V ~ 3.6 V
• Data Converters: A/D 33x16b, D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 144-LBGA
• Rohs Compliant: Yes
• Processor Series: Kinetis
• Core: ARM Cortex M4
• Data Ram Size: 128 KB
• Interface Type: UART, SPI, I2C, I2S, CAN
• Maximum Clock Frequency: 100 MHz
• Number Of Programmable I/os: 100
• Operating Supply Voltage: 1.71 V to 3.6 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

1. Typical values assume V
2. DC potential difference.
3. This resistance is external to MCU. The analog source resistance should be kept as low as possible in order to achieve the
4. In order to use the maximum ADC conversion clock frequency ADHSC bit should be set and the ADLPC should be clear.
5. In order to use the maximum ADC conversion clock frequency ADHSC bit should be set and the ADLPC should be clear.
6. For guidelines and examples of conversion rate calculation please download the ADC calculator tool http://
7. For guidelines and examples of conversion rate calculation please download the ADC calculator tool http://
Freescale Semiconductor, Inc.
Symbol
reference only and are not tested in production.
best results. The results in this datasheet were derived from a system which has <8 Ω analog source resistance. The R
C
cache.freescale.com/files/soft_dev_tools/software/app_software/converters/ADC_CALCULATOR_CNV.zip?fpsp=1
cache.freescale.com/files/soft_dev_tools/software/app_software/converters/ADC_CALCULATOR_CNV.zip?fpsp=1
C
C
AS
rate
rate
time constant should be kept to <1ns.
ADC conversion
rate
ADC conversion
rate
Description
Table 24. 16-bit ADC operating conditions (continued)
DDA
K20 Sub-Family Data Sheet Data Sheet, Rev. 4, 3/2011.
≤13
bit modes
No ADC hardware
averaging
Continuous
conversions enabled
Peripheral clock =
50MHz
16 bit modes
No ADC hardware
averaging
Continuous
conversions enabled
Peripheral clock =
50MHz
Conditions
= 3.0 V, Temp = 25°C, f
Preliminary
ADCK
18.484
37.037
Min.
= 1.0 MHz unless otherwise stated. Typical values are for
Typ.
Peripheral operating requirements and behaviors
—
—
1
818.330
361.402
Max.
Ksps
Ksps
Unit
Notes
6
7
AS
41
/