WM8776SEFT/V Wolfson Microelectronics, WM8776SEFT/V Datasheet - Page 21

• Manufacturer Part Number: WM8776SEFT/V
• Description: Audio CODECs Stereo CODEC with 5-Ch Mux
• Manufacturer: Wolfson Microelectronics

Specifications of WM8776SEFT/V

• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Package / Case: TQFP-48
• Minimum Operating Temperature: - 25 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Production Data
w
RIGHT JUSTIFIED MODE
In right justified mode, the LSB of DIN is sampled by the WM8776 on the rising edge of DACBCLK
preceding a DACLRC transition. The LSB of the ADC data is output on DOUT and changes on the
falling edge of ADCBCLK preceding a ADCLRC transition and may be sampled on the rising edge of
ADCBCLK. ADCLRC and DACLRC are high during the left samples and low during the right samples
(Figure 14).
Figure 14 Right Justified Mode Timing Diagram
I
In I
following a DACLRC transition. The MSB of the ADC data is output on DOUT and changes on the
first falling edge of ADCBCLK following an ADCLRC transition and may be sampled on the rising
edge of ADCBCLK. ADCLRC and DACLRC are low during the left samples and high during the right
samples.
Figure 15 I
DSP MODES
In DSP/PCM mode, the left channel MSB is available on either the 1
rising edge of BCLK (selectable by LRP) following a rising edge of LRC. Right channel data
immediately follows left channel data. Depending on word length, BCLK frequency and sample rate,
there may be unused BCLK cycles between the LSB of the right channel data and the next sample.
In device master mode, the LRC output will resemble the frame pulse shown in Figure 16 and Figure
17. In device slave mode, Figure 18 and Figure 19, it is possible to use any length of frame pulse
less than 1/fs, providing the falling edge of the frame pulse occurs greater than one BCLK period
before the rising edge of the next frame pulse.
DACBCLK/
2
ADCBCLK
DACBCLK/
S MODE
DACLRC/
ADCBCLK
DACLRC/
ADCLRC
ADCLRC
2
DOUT
S mode, the MSB of DIN is sampled by the WM8776 on the second rising edge of DACBCLK
DOUT
DIN/
DIN/
2
S Mode Timing Diagram
MSB
1 BCLK
1
2
MSB
1
3
LEFT CHANNEL
LEFT CHANNEL
2
3
n-2 n-1
n-2 n-1
n
LSB
n
LSB
1/fs
1/fs
MSB
1 BCLK
1
2
MSB
1
3
RIGHT CHANNEL
RIGHT CHANNEL
2
3
PD, Rev 4.1, September 2008
st
(mode B) or 2
n-2 n-1
n-2 n-1
n
LSB
WM8776
nd
n
LSB
(mode A)
21