FT232RL-REEL FTDI, FT232RL-REEL Datasheet - Page 15

• Manufacturer Part Number: FT232RL-REEL
• Description: USB Interface IC USB to Serial UART Enhanced IC SSOP-28
• Manufacturer: FTDI
• Type: USB to UARTr

Specifications of FT232RL-REEL

• Maximum Operating Temperature: 85 C
• Minimum Operating Temperature: -40 C
• Mounting Style: SMD/SMT
• Supply Current: 15 mA
• Operating Supply Voltage: 3.3 V to 5.25 V
• Package / Case: SSOP 5.3mm x 10.28mm
• Description/function: USB to Serial UART Enhanced IC SSOP-28
• Operating Temperature Range: - 40 C to + 85 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Document No.: FT_000053
FT232R USB UART IC Datasheet Version 2.07
Clearance No.: FTDI# 38
4.2 Functional Block Descriptions
The following paragraphs detail each function within the FT232R. Please refer to the block diagram shown
in Figure 2.1
Internal EEPROM. The internal EEPROM in the FT232R is used to store USB Vendor ID (VID), Product ID
(PID), device serial number, product description string and various other USB configuration descriptors.
The internal EEPROM is also used to configure the CBUS pin functions. The FT232R is supplied with the
internal EEPROM pre-programmed as described in Section 8. A user area of the internal EEPROM is
available to system designers to allow storing additional data. The internal EEPROM descriptors can be
programmed in circuit, over USB without any additional voltage requirement. It can be programmed
using the FTDI utility software called MPROG, which can be downloaded from FTDI Utilities on the FTDI
website (www.ftdichip.com).
+3.3V LDO Regulator. The +3.3V LDO regulator generates the +3.3V reference voltage for driving the
USB transceiver cell output buffers. It requires an external decoupling capacitor to be attached to the
3V3OUT regulator output pin. It also provides +3.3V power to the 1.5kΩ internal pull up resistor on
USBDP. The main function of the LDO is to power the USB Transceiver and the Reset Generator Cells
rather than to power external logic. However, it can be used to supply external circuitry requiring a
+3.3V nominal supply with a maximum current of 50mA.
USB Transceiver. The USB Transceiver Cell provides the USB 1.1 / USB 2.0 full-speed physical interface
to the USB cable. The output drivers provide +3.3V level slew rate control signalling, whilst a differential
input receiver and two single ended input receivers provide USB data in, Single-Ended-0 (SE0) and USB
reset detection conditions respectfully. This function also incorporates the internal USB series termination
resistors on the USB data lines and a 1.5kΩ pull up resistor on USBDP.
USB DPLL. The USB DPLL cell locks on to the incoming NRZI USB data and generates recovered clock
and data signals for the Serial Interface Engine (SIE) block.
Internal 12MHz Oscillator - The Internal 12MHz Oscillator cell generates a 12MHz reference clock. This
provides an input to the x4 Clock Multiplier function. The 12MHz Oscillator is also used as the reference
clock for the SIE, USB Protocol Engine and UART FIFO controller blocks.
Clock Multiplier / Divider. The Clock Multiplier / Divider takes the 12MHz input from the Internal
Oscillator function and generates the 48MHz, 24MHz, 12MHz and 6MHz reference clock signals. The 48Mz
clock reference is used by the USB DPLL and the Baud Rate Generator blocks.
Serial Interface Engine (SIE). The Serial Interface Engine (SIE) block performs the parallel to serial
and serial to parallel conversion of the USB data. In accordance with the USB 2.0 specification, it
performs bit stuffing/un-stuffing and CRC5/CRC16 generation. It also checks the CRC on the USB data
stream.
USB Protocol Engine. The USB Protocol Engine manages the data stream from the device USB control
endpoint. It handles the low level USB protocol requests generated by the USB host controller and the
commands for controlling the functional parameters of the UART in accordance with the USB 2.0
specification chapter 9.
FIFO RX Buffer (128 bytes). Data sent from the USB host controller to the UART via the USB data OUT
endpoint is stored in the FIFO RX (receive) buffer. Data is removed from the buffer to the UART transmit
register under control of the UART FIFO controller. (Rx relative to the USB interface).
FIFO TX Buffer (256 bytes). Data from the UART receive register is stored in the TX buffer. The USB
host controller removes data from the FIFO TX Buffer by sending a USB request for data from the device
data IN endpoint. (Tx relative to the USB interface).
UART FIFO Controller. The UART FIFO controller handles the transfer of data between the FIFO RX and
TX buffers and the UART transmit and receive registers.
UART Controller with Programmable Signal Inversion and High Drive. Together with the UART
FIFO Controller the UART Controller handles the transfer of data between the FIFO RX and FIFO TX
buffers and the UART transmit and receive registers. It performs asynchronous 7 or 8 bit parallel to serial
and serial to parallel conversion of the data on the RS232 (or RS422 or RS485) interface.
Control signals supported by UART mode include RTS, CTS, DSR, DTR, DCD and RI. The UART Controller
also provides a transmitter enable control signal pin option (TXDEN) to assist with interfacing to RS485
transceivers. RTS/CTS, DSR/DTR and X
/ X
handshaking options are also supported. Handshaking
ON
OFF
is handled in hardware to ensure fast response times. The UART interface also supports the RS232
BREAK setting and detection conditions.
Copyright © 2010 Future Technology Devices International Limited
15