IES5501D Hendon Semiconductors, IES5501D Datasheet

Buffers & Line Drivers 2.7-5.5V 4.3mA 90ns 400-1000kHz

IES5501D

Manufacturer Part Number

IES5501D

Description

Buffers & Line Drivers 2.7-5.5V 4.3mA 90ns 400-1000kHz

Manufacturer

Hendon Semiconductors

Datasheet

1.IES5501D.pdf (11 pages)

Specifications of IES5501D

Logic Family

IE5501

Number Of Channels Per Chip

Dual

Supply Voltage (max)

5.5 V

Supply Voltage (min)

2.7 V

Maximum Operating Temperature

85 C

Mounting Style

SMD/SMT

Minimum Operating Temperature

- 40 C

Supply Current

4.3 mA

Logic Type

Bidirectional Bus Buffer

Package / Case

MSOP-8L

Lead Free Status / RoHS Status

Lead free / RoHS Compliant

Current page: 1 of 11
Download datasheet (667Kb)

• Dual, bi-directional unity gain buffer

• Fast switching times allow operation in excess of 1MHz

• Supports I

• Enable allows bus segments to be disconnected

• Low current stand-by mode when not enabled

• Application/removal of power to IC will not interfere with

• 4 mA (static) pull-down capability supports a wide range

• Low noise susceptibility

• Low input-output offset voltage

• Threshold and offset parameters allow the connection of

• Bus levels independent of supply voltage

• Operating voltages from 2.7 V to 5.5 V

• Wide range of bus voltages from 1.8 V to 15 V

• Level shifting between different bus voltages

• Achieves superior response times without the need for

(1) I

2008 Jun 13, Revision 1.4

(standard and high power mode), PMbus and IPMB.

other bus activity

of bus standards

several devices in series.

rise time accelerators

(up to 15V)

BLOCK DIAGRAM

Enable

SCL

SDA

FEATURES

C is a trademark of NXP Semiconductors

1.8 - 15V

(1)

bus (standard and fast mode), SMBus

Fig.1 Block diagram

2.7 - 5.5V

GND

IES5501

1.8 - 15V

SCL

SDA

Fast Dual Bi-Directional Bus Buffer

The IES5501 is a monolithic bipolar integrated circuit for

bus buffering in applications including I

PMbus, and other systems based on similar principles.

The buffer extends the bus load limit by buffering both the

SCL and SDA lines. It supports up to 400 pF loads on each

side of the buffer at 400kHz. Higher capacitance is

supported at lower speeds, and lower capacitance at

higher speeds up to 1MHz.

The enable function allows sections of the bus to be

isolated. Individual parts of the system can be brought

on-line sucessively. This means a controlled start-up using

a diverse range of components, operating speeds and

loads is easily achieved. Systems employing removable

components on a back-plane (e.g. telecommunications

racks) can use the enable pin and the high impedance

ports on power-down to safely install and remove

components in active systems.

Bus level translation between a very wide range of bus

voltages, from 1.8 V to 15 V, is supported. This feature

provides enormous flexibility in interfacing systems of

different technologies.

The unique operation of the IES5501 provides one of the

fastest response times of such bi-directional buffers,

ensuring any glitches (common to other buffers) are kept

well within the 50 ns I

this without the need for “rise-time accelerators” which,

combined with low noise margins, may cause glitches

outside of the I

• Power Management Systems

• Telecommunications Systems including ATCA

• Desktop and Portable Computers including RAID

• Automotive Accessories (up to 15V)

• Building Automation

• TV / Projector / Monitor interconnection

• Game Consoles / Boxes

• CompactPCI

• Medical Systems

• Gaming Machine Networks

• Backplane Management / Interconnect

GENERAL DESCRIPTION

APPLICATIONS

C specification.

C specification. Additionally, it does

Contents are subject to the Disclaimer

Product Specification

IES5501

C, SMBus,

Related parts for IES5501D

IES5501D Summary of contents

Page 1

... GND Fig.1 Block diagram 2 ( trademark of NXP Semiconductors © 2008 Hendon Semiconductors Pty. Ltd. , all rights reserved. 2008 Jun 13, Revision 1.4 Fast Dual Bi-Directional Bus Buffer 3 GENERAL DESCRIPTION The IES5501 is a monolithic bipolar integrated circuit for bus buffering in applications including I PMbus, and other systems based on similar principles. ...

Page 2

PINNING INFORMATION 5.1 Pinning layout IES5501 GND Fig.2 Pinning diagram (SO8 / MSOP8) 6 FUNCTIONAL DESCRIPTION 6 GND - DC supply pins CC The power supply voltage for ...

Page 3

LIMITING VALUES In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are specified with respect to pin 4 (GND) SYMBOL PARAMETER V Supply voltage range ( Voltage range ( Sxx A1 V Voltage ...

Page 4

V Sxx 70% V Sx2 33%V cc 30% V Sx2 td tf Fig.3 Timing Parameters 5.5 5 4.5 4.0 3.5 3.0 2.5 - Temperature (°C) Fig.5 Supply Current vs Temperature Fig.7 Rise time 2008 ...

Page 5

APPLICATION INFORMATION 9.1 Design Considerations Figure 9 shows the IES5501 level shifting signals from 1.8V to 3.3V at 1MHz clock speed. The IES5501 has excellent application to extending loads and providing interfaces to connectors on high speed microprocessor cards, ...

Page 6

Application circuits 1. 600 600 V CC SCL SDA Bus Master 400kHz U1 Fully-Bused Compliant Plug-in (Hot-Insert) ShMC Module (eg. AMC RRA* µP IES5502 Vin Vol=Vin+0.08 * RRA = Rise Rate Accelerator R ALTERNATE IMPLEMENTATIONS ...

Page 7

R1 R2 1.1k 1.1k SCL SDA Isolated I C Bus IES5501 provides bus isolation and simplifies calculation of bus RC components Fig.12 IES5501 isolating the standard 1.5k 1. SCL SDA Bus Master U1 Alternately, ...

Page 8

74LS137 De-multiplexer Fig.14 IES5501 bus multiplexer application driven from a simple logic device SCL SDA Fig.15 IES5501 bus multiplexer application driven from an I2C I/O Expander 2008 Jun 13, Revision 1.4 Fast Dual ...

Page 9

... NAME IES5501T SO8 plastic small outline package; 8 leads; body width 3.9 mm IES5501D MSOP-8L micro small outline package; 8 leads; body width 3.0 mm Other package options are available - contact Hendon Semiconductors for details. For more information on packages, please refer to the document “Integrated Circuit Packaging and Soldering Information” on the Hendon Semiconductors web site ...

Page 10

... Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given advisory and does not form part of the specification. 14 COMPANY INFORMATION HENDON SEMICONDUCTORS PTY. LTD. ABN 17 080 879 616 Postal address: Hendon Semiconductors PO Box 2226 ...

Page 11

... DISCLAIMER Hendon Semiconductors Pty. Ltd. ABN 17 080 879 616 (“Hendon”) reserves the right to make changes to both its products and product data without notice. Hendon makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Hendon assume any liability arising out of the use or application of any Hendon product. Hendon specifically disclaims any and all liability, including without limitation incidental or consequential damages ...

Related keywords

IES5501D datasheet
IES5501D data sheet
IES5501D pdf datasheet
IES5501D component
IES5501D part
IES5501D distributor
IES5501D RoHS
IES5501D datasheet download