AGLP125V5-CSG289 Actel, AGLP125V5-CSG289 Datasheet - Page 61

• Manufacturer Part Number: AGLP125V5-CSG289
• Description: FPGA - Field Programmable Gate Array 125K System Gates
• Manufacturer: Actel

Specifications of AGLP125V5-CSG289

• Processor Series: AGLP125
• Core: IP Core
• Number Of Macrocells: 1024
• Maximum Operating Frequency: 250 MHz
• Number Of Programmable I/os: 4
• Data Ram Size: 4608 bit
• Supply Voltage (max): 1.575 V
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Development Tools By Supplier: AGLP-Eval-Kit, AGL-Dev-Kit-SCS, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, Flashpro 4, Flashpro 3, Flashpro Lite
• Mounting Style: SMD/SMT
• Supply Voltage (min): 1.425 V
• Number Of Gates: 125 K
• Package / Case: CSP-289
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Figure 2-15 • Output Register Timing Diagram
Table 2-76 • Output Data Register Propagation Delays
Data_out
Parameter
t
t
t
t
t
t
t
t
t
t
t
t
t
Note:
OCLKQ
OSUD
OHD
OCLR2Q
OPRE2Q
OREMCLR
ORECCLR
OREMPRE
ORECPRE
OWCLR
OWPRE
OCKMPWH
OCKMPWL
Preset
DOUT
Clear
CLK
For specific junction temperature and voltage supply levels, refer to
Commercial-Case Conditions: T
Output Register
Timing Characteristics
Clock-to-Q of the Output Data Register
Data Setup Time for the Output Data Register
Data Hold Time for the Output Data Register
Asynchronous Clear-to-Q of the Output Data Register
Asynchronous Preset-to-Q of the Output Data Register
Asynchronous Clear Removal Time for the Output Data Register
Asynchronous Clear Recovery Time for the Output Data Register
Asynchronous Preset Removal Time for the Output Data Register
Asynchronous Preset Recovery Time for the Output Data Register
Asynchronous Clear Minimum Pulse Width for the Output Data Register
Asynchronous Preset Minimum Pulse Width for the Output Data Register
Clock Minimum Pulse Width High for the Output Data Register
Clock Minimum Pulse Width Low for the Output Data Register
1.5 V DC Core Voltage
50%
1
50%
50%
t
OSUD
0
t
t
OHD
OCLKQ
J
50%
= 70°C, Worst-Case VCC = 1.425 V
50%
50%
Description
t
OWPRE
t
OPRE2Q
50%
50%
R ev i si o n 1 1
t
ORECPRE
t
50%
OCLR2Q
50%
t
OWCLR
50%
50%
50%
Table 2-6 on page 2-6
t
ORECCLR
IGLOO PLUS Low Power Flash FPGAs
50%
t
OCKMPWH
t
50%
OREMPRE
for derating values.
t
50%
OCKMPWL
0.66
0.33
0.82
0.88
0.00
0.24
0.00
0.24
0.19
0.19
0.31
0.28
Std.
0.00
t
OREMCLR
50%
50%
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
2- 47