MC10XS3535PNA Freescale Semiconductor, MC10XS3535PNA Datasheet

Page 1

... Figure 1. 10XS3535 Simplified Application Diagram * This document contains certain information on a new product. Specifications and information herein are subject to change without notice. © Freescale Semiconductor, Inc., 2010. All rights reserved. MOSFETs (three 10 mΩ, two MC10XS3535PNA 5.0V 12V 10XS3535 VCC VBAT ...

Page 2

... Feedback GND CP Charge Pump OUT1 Over-current Detection Over-temperature Detection OUT1 OUT2 OUT2 OUT3 OUT3 OUT4 OUT4 OUT5 OUT5 Selectable Output Current FETIN Recopy (Analog MUX) Current Recopy Synchronization VCC Driver for External FETOUT MOSFET Analog Integrated Circuit Device Data Freescale Semiconductor ...

Page 3

... Input 3 RST Input 4 FLASHER Input 5 CLOCK Input/Output 6 LIMP Input Limp Home Input 7 FOG Input FOG Input (Active 8 CS Input 9 SCLK Input Analog Integrated Circuit Device Data Freescale Semiconductor PIN CONNECTIONS GND 18 15 VBAT 19 20 OUT4 OUT3 Formal Name Ignition Input This input wakes the device. It also controls the Outputs 1 and 2 in case of Fail (Active High) mode activation ...

Page 4

... Moreover, this pin can report a voltage proportional to the temperature on the GND flag. OUT1:OUT5, FET in current sensing and Temperature feedback choice is SPI programmable. Page 20. Definition (1) device. Analog Integrated Circuit Device Data Freescale Semiconductor ...

Page 5

... Pin soldering temperature limit is for 40 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device. 4. Typical value guaranteed per design. Analog Integrated Circuit Device Data Freescale Semiconductor ELECTRICAL CHARACTERISTICS MAXIMUM RATINGS Symbol (3) ZAP ...

Page 6

... V – – 0.8 V 1.0 – 2 7.5 – 2.0 – -0.3 100 200 400 kΩ 100 200 500 kΩ 0.8 0.95 – – 0.2 0.4 0.8 0.95 – Vcc Analog Integrated Circuit Device Data Freescale Semiconductor ...

Page 7

... Based on statistical data. Not production tested. Δ I 11. 12. Based on statistical analysis covering 99.74% of parts, except 10% of FSR. Please refer to 13. Parameter guaranteed by design; however not production tested. Analog Integrated Circuit Device Data Freescale Semiconductor ≤ 5.5 V, 7.0 V ≤ V ≤ °C ≤ BAT Symbol I ...

Page 8

... A 30.2 36.0 41.8 29.4 35.0 40.6 28.3 33.8 39.3 . BAT Analog Integrated Circuit Device Data Freescale Semiconductor ...

Page 9

... Source-to-Drain ON Resistance (Reverse Drain-to-Source ON Resistance) with negative polarity V 20. OLLED2, bit data is set to [0]. 21. OLLED2, bit data is set to [1]. I 22. For typical value FSR, CSN S = Analog Integrated Circuit Device Data Freescale Semiconductor ≤ 5.5 V, 7.0 V ≤ V ≤ °C ≤ BAT Symbol I OCHI2 I OCLO I OL ...

Page 10

... A 70.1 83.5 96.9 68.8 82.0 95.2 65.5 78.0 90.5 27.5 34.4 41.3 A 12.5 15.7 18.9 A 0.1 0.4 1 4.0 10.0 20.0 – 12.7 – A 100 – – mΩ . BAT Analog Integrated Circuit Device Data Freescale Semiconductor ...

Page 11

... Source-to-Drain ON Resistance (Reverse Drain-to-Source ON Resistance) with negative polarity V 30. OLLED4, bit data is set to [0]. 31. OLLED4, bit data is set to [1]. 32. For typical value FSR, CSN S = Analog Integrated Circuit Device Data Freescale Semiconductor ≤ 5.5 V, 7.0 V ≤ V ≤ °C ≤ BAT Symbol 5 ° DS(ON)25 5 ...

Page 12

... V – 5.0 – 5.3 – 0.0 – 0.4 μA - 1.0 – 5.0 - 1.0 – 1.0 -40 150 °C 920 1025 1140 mV 10.9 11.3 11.7 mV/°C -15 – 15 °C -5.0 – 5.0 °C . BAT Analog Integrated Circuit Device Data Freescale Semiconductor ...

Page 13

... BAT = SR bit = 2.8 A for OUT1 and OUT5 and I OUT SR bit = 0.7 A for OUT1 and OUT5 and I OUT Notes 38. Not production tested. Analog Integrated Circuit Device Data Freescale Semiconductor ≤ 5.5V, 7.0V ≤ V ≤ 20V, - 40°C ≤ BAT Symbol t (38) CSNS(VAL) t CSNS(SYNC) ...

Page 14

... A = Min Typ Max - 30 – – 15 30.0 – 400 7.68 – 51.2 4.0 – 96 5.5 – 96 5.5 – – OCLO and open load are available in ON state. 1,2 Analog Integrated Circuit Device Data Freescale Semiconductor Unit μs Hz kHz % % % ...

Page 15

... Clock Input High Frequency Detection Range Notes 43. IOLLEDn bit (where “n” corresponds to respective outputs 1 through data is set to logic [1]. Refer to and Configuration Bit Map, page 26. Analog Integrated Circuit Device Data Freescale Semiconductor ≤ 5.5V, 7.0V ≤ V ≤ 20V, - 40°C ≤ BAT Symbol t ...

Page 16

... Typ Max Unit – – 3.0 MHz – – 1.0 us – – 500 ns – – 167 ns – – 167 ns – 50 167 ns – – – – – – – – – – 145 ns – 65 145 ns Analog Integrated Circuit Device Data Freescale Semiconductor ...

Page 17

... Figure 4. Input Timing Switching Characteristics SCLK SCLK SO SO Low-to-High Low to High SO SO High-to-Low High to Low Figure 5. SCLK Waveform and Valid SO Data Delay Time Analog Integrated Circuit Device Data Freescale Semiconductor TIMING DIAGRAMS t RSI t TwSCLKh TrSI WSCLKH t TSIsu t TwSCLKl SI(SU) WSCLKL ...

Page 18

... Low logic level 10XS353 DLY(ON) DLY(OFF Figure 6. Output Slew Rate and Time Delays t CSNS(SET) Figure 7. Current Sensing Time Delays Time R PWM 50%V PWR Time SR F Time Time Time t DLY(OFF) Time with CSNS sync bit = 1 Time Analog Integrated Circuit Device Data Freescale Semiconductor ...

Page 19

... The amplitude of the input current is divided by four while the frequency is 4 times the original one. The two following pictures illustrate this behavior. Analog Integrated Circuit Device Data Freescale Semiconductor FUNCTIONAL DESCRIPTION INTRODUCTION five separate resistive loads (bulbs). Programming, control, MOSFETs ...

Page 20

... SCLK has a passive pull-down, R signals at the SCLK and SI pins are ignored and SO is tri- stated (high-impedance) (see , if VBAT and makes any transition. CS logic [1] state When CS is logic [1], DWN Figure 8). Analog Integrated Circuit Device Data Freescale Semiconductor ...

Page 21

... CS pin is put into a logic [0] state. The SO data is capable of reporting the status of the output, the device configuration, and the state of the key inputs. The SO pin changes state on the rising edge of SCLK and reads out on the falling edge of SCLK. Analog Integrated Circuit Device Data Freescale Semiconductor CS D11 D10 D9 D8 ...

Page 22

... OFF until a new wake- up event (wake=0 then 1). IGN_ON IGN (external) OUT[1,2] Over-current Table 5. Limp Home Output State Output 3 Output 4 High Beam Fog Light OFF FOG Pin 1.4 sec min Output 5 External Switch Flasher Spare FLASHER Pin OFF Analog Integrated Circuit Device Data Freescale Semiconductor ...

Page 23

... In case of OCLO or under-voltage, the output switch OFF and after autorestart period (150 ms for 10 mohm for 35 mhom) turn ON again. Analog Integrated Circuit Device Data Freescale Semiconductor In case of under-voltage in Fail mode, the outputs will be latched off. The corresponding output is switched on only after its autorestart period (t The Autorestart is not limited in time ...

Page 24

... OR (IGN_ON = 1) OR (Flasher_ON = 1) OR (FOG_ON = 1) fail = (VCC_fail = 1) OR (SPI_fail = 1) OR (ext_limp = 1) 10XS353 24 Sleep BAT < BAT > BATPOR[1,2] V BAT < Power OFF BATPOR[1,2] (fail=0) and (wake=1) (fail=1) and (wake=1) Figure 10. Operating Modes State Machine (fail=0) and (wake=1) (wake=0) BATPOR[1,2] V BATPOR[1,2] Normal Analog Integrated Circuit Device Data Freescale Semiconductor ...

Page 25

... Deglitcher Flasher_ON FLASHER Deglitcher Fog_ON FOG Deglitcher RST UVF external external_ON external: IGN, FLASHER, FOG external_ON: IGN_ON, FLASHER_ON, FOG_ON Analog Integrated Circuit Device Data Freescale Semiconductor VBAT Wake-up bar VBAT Internal regulator Dig2.5V Fault management VCC fail OR SPI fail External Limp OR 1 ...

Page 26

... NO_OCHI5 NO_OCHI4 NO_OCHI3 NO_OCHI2 NO_OCHI1 PWM4 PWM3 PWM2 PWM1 PWM0 PWM4 PWM3 PWM2 PWM1 PWM0 PWM4 PWM3 PWM2 PWM1 PWM0 PWM4 PWM3 PWM2 PWM1 PWM0 PWM4 PWM3 PWM2 PWM1 PWM0 PWM4 PWM3 PWM2 PWM1 PWM0 Analog Integrated Circuit Device Data Freescale Semiconductor ...

Page 27

... When the corresponding SR bit is set to logic [1], the output switching time is divided by 2 for the dedicated output. Analog Integrated Circuit Device Data Freescale Semiconductor beginning on page 28.) initialization. The watchdog timeout is specified by long as the WD bit (D10 incoming SPI message is toggled within the minimum watchdog timeout period (WDTO), the device will operate normally ...

Page 28

... OL4 OVL4 OL3 OVL3 OTS NM OC5 OTS5 OC4 OTS4 OC3 OTS3 OC2 transition, CS pin first transitioned to a logic [0]. This CS OD6 OD5 OD4 OD3 OD2 OD1 OL2 OVL2 OL1 OVL1 OTS2 OC1 OTS1 Analog Integrated Circuit Device Data Freescale Semiconductor CS CS OD0 ...

Page 29

... A logic [1] at bits OD9:OD0 indicates a fault. If there is no fault, bits OD9:OD0 are logic [0]. OC=OCHI1+OCHI2 PREVIOUS ADDRESS SOA[1: the previous two LSBs are 10, bits OD15 : OD0 reflect the status of the 10XS3535 (Table 13). OD15 OD14 OD13 OD12 OD11 1 0 UVF OTW OTS Analog Integrated Circuit Device Data Freescale Semiconductor OTS FOG_ FLAS ON HER_ OTS ...

Page 30

... Logic [1] indicates the OUT2 voltage is higher than V OUT_TH OD0 (OUT1) = Logic [0] indicates the OUT5 voltage is lower than V . Logic [1] indicates the OUT1 voltage is higher than V OUT_TH OD5 OD4 OD3 OD2 OD1 X OUT5 OUT2 OUT4 OUT3 Analog Integrated Circuit Device Data Freescale Semiconductor OD0 OUT1 OUT_TH OUT_TH OUT_TH OUT_TH ...

Page 31

... OCHI2 OCLO t1 t2 Figure 12. Double Over-current Window in Normal Mode Analog Integrated Circuit Device Data Freescale Semiconductor OCHI (I OCHI1 toggling D7 bit in Normal Mode. During the switch-on, a severe short-circuit condition provided on the module connector is reported as an OCHI fault. In Fail Mode, the supply line (per control of OCHI window is provided by the toggles: IGN_ON, Flasher_ON, and FOG_ON ...

Page 32

... Note: t1 and t2 please refer to Figure t <t <t and (NO_OCHI= without fault OCHI2 without fault ON 2 (NO_OCHI = 1) without fault (NO_OCHI = 1) without fault OCLO and (NO_OCHI = 0) without fault 1 Analog Integrated Circuit Device Data Freescale Semiconductor 12. ...

Page 33

... OLLED D[6:0] = 7F) To detect OLLED in fully on state, the output . must least t When an open load has been OLLED. detected, the output stays ON. Analog Integrated Circuit Device Data Freescale Semiconductor ( OFF-latched (OCHI1 = 1) State (OT=1) (t>t ) and (autorestart = 0) OCHI1 OCHI2 out: external (t> ...

Page 34

... In case of a Power on Reset, the fault will be reset. Figure 16. typ min max 100 120 140 160 Board tem perature (°C) typ min max 100 120 140 160 Board tem perature (°C) calibration strategy Analog Integrated Circuit Device Data Freescale Semiconductor 180 180 ...

Page 35

... • all latched faults are reset if VCC < V Analog Integrated Circuit Device Data Freescale Semiconductor • all latched faults are maintained under V conditions. In case V outputs are OFF. OUT6 output state depends on the previous SPI configuration. The SPI configuration, reporting, and daisy-chain features are provided for RST is set to logic [1] ...

Page 36

... FUNCTIONAL DEVICE OPERATION PROTECTION AND DIAGNOSIS FEATURES WD Bit D10 0 75ms window watchdog 10XS353 36 1 timeout 75ms window watchdog Figure 18. Watchdog window 0 D10 is toggled after the window watchdog Fail Mode activation Analog Integrated Circuit Device Data Freescale Semiconductor ...

Page 37

... VBAT CornerLight Switch (Rear Left) VCC V BAT EMC & EMI PERFORMANCES The 10XS3535 is compliant to CISPR25 Class5 with 22nF decoupling capacitor on OUT[1:5] Analog Integrated Circuit Device Data Freescale Semiconductor TYPICAL APPLICATIONS MOSI, MISO, SCLK CS CS CLOCK CLOCK RST RST IGN IGN LIMP ...

Page 38

... PACKAGING PACKAGING DIMENSIONS For the most current package revision, visit www.freescale.com and perform a keyword search using the “98A” listed below. 10XS353 38 PACKAGING PACKAGING DIMENSIONS PNA SUFFIX 24-PIN PQFN 98ART10511D ISSUE 0 Analog Integrated Circuit Device Data Freescale Semiconductor ...

Page 39

... Analog Integrated Circuit Device Data Freescale Semiconductor PNA SUFFIX 24-PIN PQFN 98ART10511D ISSUE 0 PACKAGING PACKAGING DIMENSIONS 10XS3535 39 ...

Page 40

... PACKAGING PACKAGING DIMENSIONS 10XS353 40 PNA SUFFIX 24-PIN PQFN 98ART10511D ISSUE 0 Analog Integrated Circuit Device Data Freescale Semiconductor ...

Page 41

... Analog Integrated Circuit Device Data Freescale Semiconductor PNA SUFFIX 24-PIN PQFN 98ART10511D ISSUE 0 PACKAGING PACKAGING DIMENSIONS 10XS3535 41 ...

Page 42

... REVISION HISTORY Revision Date Description of Changes 5/2010 • Initial Release 1.0 • Changed PN to MC10XS3535PNA 7/2010 2.0 • Changed classification to Advance Information 10XS353 42 REVISION HISTORY Analog Integrated Circuit Device Data Freescale Semiconductor ...

Page 43

... Freescale Semiconductor was negligent regarding the design or manufacture of the part. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc ...