VNCLO-MB1A FTDI, Future Technology Devices International Ltd, VNCLO-MB1A Datasheet - Page 15

• Manufacturer Part Number: VNCLO-MB1A
• Description: MOD VINCULO VNC2 MOTHERBOARD
• Manufacturer: FTDI, Future Technology Devices International Ltd
• Series: Vinculo, Vinculum-IIr

Specifications of VNCLO-MB1A

• Main Purpose: Interface, USB 2.0 Host/Controller, Arduino Shield Compatible
• Embedded: Yes, MCU, 16-Bit
• Utilized Ic / Part: VNC2-64Q
• Primary Attributes: 9V Input Power Supply, 5V Operating Voltage
• Secondary Attributes: 2 USB Ports
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 768-1088-; 768-1088-

4.3 Parallel FIFO Interface - Asynchronous Mode
The Parallel FIFO Asynchronous mode is functionally the same as the Parallel FIFO Interface available in
the FTDI VDIP1 module and has an eight bit data bus, individual read and write strobes and two
hardware flow control signals.
4.3.1 Signal Description - Parallel FIFO Interface
The Parallel FIFO Interface signals can be programmed to a choice of available I/O pins. Table 4.4 shows
the Parallel FIFO Interface signals and the pins that they can be mapped. Details of the operation and
timing can be found in the VNC2 datasheet.
J2-1, J2-5, J3-2, J3-5, J4-6, J5-7, J6-1,
J6-5
J2-2, J2-6, J3-1, J3-6, J4-4, J5-1, J5-4,
J5-8, J6-2, J6-6
J1-1, J2-3, J3-3, J3-7, J4-1, J4-5, J5-2,
J5-5, J6-3, J6-7
J1-2, J2-4, J3-4, J3-8, J4-2, J4-3, J5-3,
J5-6, J6-4, J6-8
J2-1, J2-5, J3-2, J3-5, J4-6, J5-7, J6-1,
J6-5
J2-2, J2-6, J3-1, J3-6, J4-4, J5-1, J5-4,
J5-8, J6-2, J6-6
J1-1, J2-3, J3-3, J3-7, J4-1, J4-5, J5-2,
J5-5, J6-3, J6-7
J1-2, J2-4, J3-4, J3-8, J4-2, J4-3, J5-3,
J5-6, J6-4, J6-8
J2-1, J2-5, J3-2, J3-5, J4-6, J5-7, J6-1,
J6-5
J2-2, J2-6, J3-1, J3-6, J4-4, J5-1, J5-4,
J5-8, J6-2, J6-6
J1-1, J2-3, J3-3, J3-7, J4-1, J4-5, J5-2,
J5-5, J6-3, J6-7
J1-2, J2-4, J3-4, J3-8, J4-2, J4-3, J5-3,
J5-6, J6-4, J6-8
Table 4.4 – Data and Control Bus Signal Mode Options – Parallel FIFO Interface
Note:
1. # defines active low signals.
2. Also PWM outputs can be routed to any of the pins listed in table 4.1
Available Pins
Copyright © 2010-2011 Future Technology Devices International Limited
fifo_data[0]
fifo_data[1]
fifo_data[2]
fifo_data[3]
fifo_data[4]
fifo_data[5]
fifo_data[6]
fifo_data[7]
fifo_txe#
fifo_rxf#
fifo_wr#
fifo_rd#
Name
Vinco Development Module Datasheet Version 2.0
Output
Output
Type
Input
Input
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
Document Reference No.: FT_000327
When high, do not read data from the FIFO.
When low, there is data available in the FIFO
which can be read by strobing RD# low, then
high.
When high, do not write data into the FIFO.
When low, data can be written into the FIFO
by strobing WR high, then low.
Enables the current FIFO data byte on
D0...D7 when low. Fetches the next FIFO
data byte (if available) from the receive FIFO
buffer when RD# goes from high to low
Writes the data byte on the D0...D7 pins into
the transmit FIFO buffer when WR goes from
high to low.
Clearance No.: FTDI#173
FIFO data bus Bit 0
FIFO data bus Bit 1
FIFO data bus Bit 2
FIFO data bus Bit 3
FIFO data bus Bit 4
FIFO data bus Bit 5
FIFO data bus Bit 6
FIFO data bus Bit 7
Description
11