PIC18F2423-I/ML Microchip Technology, PIC18F2423-I/ML Datasheet

16KB, Flash, 768bytes-RAM, 25I/O, 8-bit Family,nanoWatt 28 QFN 6x6mm TUBE

PIC18F2423-I/ML

Manufacturer Part Number
PIC18F2423-I/ML
Description
16KB, Flash, 768bytes-RAM, 25I/O, 8-bit Family,nanoWatt 28 QFN 6x6mm TUBE
Manufacturer
Microchip Technology
Series
PIC® 18Fr

Specifications of PIC18F2423-I/ML

Core Processor
PIC
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number Of I /o
25
Program Memory Size
16KB (8K x 16)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 10x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-VQFN Exposed Pad, 28-HVQFN, 28-SQFN, 28-DHVQFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
XLT28QFN4 - SOCKET TRANS ICE 28QFN W/CABLEAC164322 - MODULE SOCKET MPLAB PM3 28/44QFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
PIC18F2423/2523/4423/4523
Data Sheet
28/40/44-Pin, Enhanced Flash
Microcontrollers with 12-Bit A/D
and nanoWatt Technology
© 2009 Microchip Technology Inc.
DS39755C

Related parts for PIC18F2423-I/ML

PIC18F2423-I/ML Summary of contents

Page 1

... PIC18F2423/2523/4423/4523 Microcontrollers with 12-Bit A/D © 2009 Microchip Technology Inc. 28/40/44-Pin, Enhanced Flash and nanoWatt Technology Data Sheet DS39755C ...

Page 2

... REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...

Page 3

... PIC18F4523 32K 16384 © 2009 Microchip Technology Inc. PIC18F2423/2523/4423/4523 Peripheral Highlights (Continued): • Master Synchronous Serial Port (MSSP) module Supporting 3-Wire SPI (all four modes) and I Master and Slave modes • Enhanced USART module: - Support for RS-485, RS-232 and LIN/J2602 ...

Page 4

... Data Sheet” (DS39631). DS39755C-page 4 /RE3 REF + 5 24 REF /RA7 /RA6 ( -/ REF + 2 REF 20 3 PIC18F2423 PIC18F2523 (3) /RA7 6 16 (3) /RA6 RB7/KBI3/PGD RB6//KBI2/PGC RB5/KBI1/PGM RB4/KBI0/AN11 (2) RB3/AN9/CCP2 RB2/INT2/AN8 RB1/INT1/AN10 RB0/INT0/FLT0/AN12 RC7/RX/DT RC6/TX/CK RC5/SDO RC4/SDI/SDA (2) RB3/AN9/CCP2 RB2/INT2/AN8 RB1/INT1/AN10 RB0/INT0/FLT0/AN12 RC7/RX/ © 2009 Microchip Technology Inc. ...

Page 5

... OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O. For additional information, see Section 2.0 “Oscillator Configurations” of the “PIC18F2420/2520/4420/4520 Data Sheet” (DS39631). © 2009 Microchip Technology Inc. PIC18F2423/2523/4423/4523 /RE3 1 40 ...

Page 6

... PIC18F2423/2523/4423/4523 Pin Diagrams (Continued) (1) 44-Pin QFN RC7/RX/DT RD4/PSP4 RD5/PSP5/P1B RD6/PSP6/P1C RD7/PSP7/P1D RB0/INT0/FLT0/AN12 RB1/INT1/AN10 RB2/INT2/AN8 Note recommended to connect the bottom pad of QFN package parts RB3 is the alternate pin for CCP2 multiplexing. 3: OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O. For additional information, see Section 2.0 “ ...

Page 7

... Appendix D: Migration from Baseline to Enhanced Devices................................................................................................................ 46 Appendix E: Migration from Mid-Range to Enhanced Devices ............................................................................................................ 47 Appendix F: Migration from High-End to Enhanced Devices ............................................................................................................... 47 Index ................................................................................................................................................................................................... 49 The Microchip Web Site ....................................................................................................................................................................... 51 Customer Change Notification Service ................................................................................................................................................ 51 Customer Support ................................................................................................................................................................................ 51 Reader Response ................................................................................................................................................................................ 52 Product Identification System .............................................................................................................................................................. 53 © 2009 Microchip Technology Inc. PIC18F2423/2523/4423/4523 DS39755C-page 7 ...

Page 8

... PIC18F2423/2523/4423/4523 TO OUR VALUED CUSTOMERS It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced. ...

Page 9

... Microchip Technology Inc. PIC18F2423/2523/4423/4523 1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES All of the devices in the PIC18F2423/2523/4423/4523 family offer ten different oscillator options, allowing users a wide range of choices in developing application hardware. These include: • Four Crystal modes, using crystals or ceramic resonators. ...

Page 10

... PIC18F2423/2523 devices – Three bidirectional ports - PIC18F4423/4523 devices – Five bidirectional ports • CCP and Enhanced CCP Implementation: - PIC18F2423/2523 devices – Two standard CCP modules - PIC18F4423/4523 devices – One standard CCP module and one ECCP module • Parallel Slave Port – Present only on PIC18F4423/4523 devices All other features for devices in this family are identical ...

Page 11

... MCLR (optional), WDT Programmable High/Low-Voltage Detect Programmable Brown-out Reset Instruction Set 75 Instructions; 83 with Extended Instruction Set enabled Packages 28-Pin PDIP 28-Pin SOIC 28-Pin QFN © 2009 Microchip Technology Inc. PIC18F2423/2523/4423/4523 PIC18F2523 DC – 40 MHz 16,384 32,768 8,192 16,384 768 1,536 256 256 19 19 ...

Page 12

... PIC18F2423/2523/4423/4523 FIGURE 1-1: PIC18F2423/2523 (28-PIN) BLOCK DIAGRAM Data Bus<8> Table Pointer<21> 8 inc/dec logic PCLATU PCLATH 21 20 PCU PCH PCL Program Counter 31 Level Stack Address Latch Program Memory STKPTR (16/32 Kbytes) Data Latch 8 Table Latch ROM Latch Instruction Bus <16> IR State Machine ...

Page 13

... OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O. For additional information, see Section 2.0 “Oscillator Configurations” of the “PIC18F2420/2520/4420/4520 Data Sheet” (DS39631). © 2009 Microchip Technology Inc. PIC18F2423/2523/4423/4523 Data Latch 8 Data Memory ( 3 ...

Page 14

... PIC18F2423/2523/4423/4523 TABLE 1-2: PIC18F2423/2523 PINOUT I/O DESCRIPTIONS Pin Number Pin Name PDIP, QFN SOIC MCLR/V /RE3 MCLR V PP RE3 OSC1/CLKI/RA7 9 6 OSC1 CLKI RA7 OSC2/CLKO/RA6 10 7 OSC2 CLKO RA6 Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels O = Output ...

Page 15

... TABLE 1-2: PIC18F2423/2523 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name PDIP, QFN SOIC RA0/AN0 2 27 RA0 AN0 RA1/AN1 3 28 RA1 AN1 RA2/AN2/V -/ REF REF RA2 AN2 V - REF CV REF RA3/AN3 REF RA3 AN3 V + REF RA4/T0CKI/C1OUT 6 3 RA4 T0CKI C1OUT RA5/AN4/SS/HLVDIN C2OUT ...

Page 16

... PIC18F2423/2523/4423/4523 TABLE 1-2: PIC18F2423/2523 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name PDIP, QFN SOIC RB0/INT0/FLT0/AN12 21 18 RB0 INT0 FLT0 AN12 RB1/INT1/AN10 22 19 RB1 INT1 AN10 RB2/INT2/AN8 23 20 RB2 INT2 AN8 RB3/AN9/CCP2 24 21 RB3 AN9 (1) CCP2 RB4/KBI0/AN11 25 22 RB4 KBI0 AN11 ...

Page 17

... TABLE 1-2: PIC18F2423/2523 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name PDIP, QFN SOIC RC0/T1OSO/T13CKI 11 8 RC0 T1OSO T13CKI RC1/T1OSI/CCP2 12 9 RC1 T1OSI (2) CCP2 RC2/CCP1 13 10 RC2 CCP1 RC3/SCK/SCL 14 11 RC3 SCK SCL RC4/SDI/SDA 15 12 RC4 SDI SDA RC5/SDO 16 13 RC5 ...

Page 18

... PIC18F2423/2523/4423/4523 TABLE 1-3: PIC18F4423/4523 PINOUT I/O DESCRIPTIONS Pin Number Pin Name PDIP QFN TQFP MCLR/V /RE3 MCLR V PP RE3 OSC1/CLKI/RA7 13 32 OSC1 CLKI RA7 OSC2/CLKO/RA6 14 33 OSC2 CLKO RA6 Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels O = Output ...

Page 19

... C™/SMBus Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set. 2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared. © 2009 Microchip Technology Inc. PIC18F2423/2523/4423/4523 Pin Buffer Type Type PORTA is a bidirectional I/O port. 19 I/O TTL Digital I/O. I Analog Analog Input 0 ...

Page 20

... PIC18F2423/2523/4423/4523 TABLE 1-3: PIC18F4423/4523 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name PDIP QFN TQFP RB0/INT0/FLT0/AN12 33 9 RB0 INT0 FLT0 AN12 RB1/INT1/AN10 34 10 RB1 INT1 AN10 RB2/INT2/AN8 35 11 RB2 INT2 AN8 RB3/AN9/CCP2 36 12 RB3 AN9 (1) CCP2 RB4/KBI0/AN11 37 14 RB4 KBI0 AN11 ...

Page 21

... Output C™/SMBus Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set. 2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared. © 2009 Microchip Technology Inc. PIC18F2423/2523/4423/4523 Pin Buffer Type Type PORTC is a bidirectional I/O port. 32 I/O ST Digital I/O. O — ...

Page 22

... PIC18F2423/2523/4423/4523 TABLE 1-3: PIC18F4423/4523 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name PDIP QFN TQFP RD0/PSP0 19 38 RD0 PSP0 RD1/PSP1 20 39 RD1 PSP1 RD2/PSP2 21 40 RD2 PSP2 RD3/PSP3 22 41 RD3 PSP3 RD4/PSP4 27 2 RD4 PSP4 RD5/PSP5/P1B 28 3 RD5 PSP5 P1B RD6/PSP6/P1C ...

Page 23

... Output C™/SMBus Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set. 2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared. © 2009 Microchip Technology Inc. PIC18F2423/2523/4423/4523 Pin Buffer Type Type PORTE is a bidirectional I/O port. 25 I/O ST Digital I/O. I TTL Read control for Parallel Slave Port (see also WR and CS pins) ...

Page 24

... PIC18F2423/2523/4423/4523 NOTES: DS39755C-page 24 © 2009 Microchip Technology Inc. ...

Page 25

... ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE The Analog-to-Digital (A/D) Converter module has 10 inputs for the PIC18F2423/2523 devices and 13 for the PIC18F4423/4523 devices. This module allows conversion of an analog input signal to a corresponding 12-bit digital number. The module has five registers: • A/D Result High Register (ADRESH) • ...

Page 26

... PIC18F2423/2523/4423/4523 REGISTER 2-2: ADCON1: A/D CONTROL REGISTER 1 U-0 U-0 R/W-0 — — VCFG1 bit 7 Legend Readable bit W = Writable bit -n = Value at POR ‘1’ = Bit is set bit 7-6 Unimplemented: Read as ‘0’ bit 5 VCFG1: Voltage Reference Configuration bit ( (AN2) REF bit 4 VCFG0: Voltage Reference Configuration bit (V ...

Page 27

... OSC Note 1: If the A/D F clock source is selected, a delay of one T RC clock starts. This allows the SLEEP instruction to be executed before starting a conversion. © 2009 Microchip Technology Inc. PIC18F2423/2523/4423/4523 R/W-0 R/W-0 R/W-0 ACQT1 ACQT0 ADCS2 U = Unimplemented bit, read as ‘0’ ‘0’ = Bit is cleared ...

Page 28

... A/D Converter V Reference Voltage Note 1: Channels, AN5 through AN7, are not available on PIC18F2423/2523 devices. 2: I/O pins have diode protection to V DS39755C-page 28 A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted. ...

Page 29

... C = Sample/Hold Capacitance (from DAC) HOLD R = Sampling Switch Resistance SS © 2009 Microchip Technology Inc. PIC18F2423/2523/4423/4523 5. Wait for the A/D conversion to complete by either: • Polling for the GO/DONE bit to be cleared OR • Waiting for the A/D interrupt 6. Read the A/D Result registers (ADRESH:ADRESL) and clear the ADIF bit, if required ...

Page 30

... PIC18F2423/2523/4423/4523 2.1 A/D Acquisition Requirements For the A/D Converter to meet its specified accuracy, the charge holding capacitor (C ) must be allowed HOLD to fully charge to the input channel voltage level. The analog input model is shown in Figure 2-3. The source impedance (R ) and the internal sampling ...

Page 31

... For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion divider should be used instead; otherwise, the A/D accuracy specification may not be met. © 2009 Microchip Technology Inc. PIC18F2423/2523/4423/4523 2.3 Selecting the A/D Conversion Clock The A/D conversion time per bit is defined as T ...

Page 32

... PIC18F2423/2523/4423/4523 2.4 Operation in Power-Managed Modes The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode. If the A/D is expected to operate while the device power-managed mode, the ADCS<2:0> bits in ADCON2 should be updated in accordance with the clock source to be used. The ACQT< ...

Page 33

... Points to end of T Set GO/DONE bit (Holding capacitor continues acquiring input) © 2009 Microchip Technology Inc. PIC18F2423/2523/4423/4523 After the A/D conversion is completed or aborted wait is required before the next acquisition can CY be started. After this wait, acquisition on the selected channel is automatically started ...

Page 34

... Legend: — = unimplemented, read as ‘0’. Shaded cells are not used for A/D conversion. Note 1: These registers and/or bits are not implemented on PIC18F2423/2523 devices and are read as ‘0’. 2: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as ‘ ...

Page 35

... Shaded cells are unimplemented, read as ‘0’. Note 1: DEVID registers are read-only and cannot be programmed by the user. 2: See Register 3-1 and Register 3-2 for DEVID1 and DEVID2 values. REGISTER 3-1: DEVID1: DEVICE ID REGISTER 1 FOR PIC18F2423/2523/4423/4523 DEV3 DEV2 ...

Page 36

... PIC18F2423/2523/4423/4523 REGISTER 3-2: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F2423/2523/4423/4523 (1) (1) DEV11 DEV10 DEV9 bit 7 Legend Read-only bit P = Programmable bit -n = Value when device is unprogrammed bit 7-0 DEV<11:4>: Device ID bits These bits are used with the DEV<3:0> bits in Device ID Register 1 to identify the part number. ...

Page 37

... ELECTRICAL CHARACTERISTICS Note: Other than some basic data, this section documents only the PIC18F2423/2523/4423/4523 devices’ specifi- cations that differ from those of the PIC18F2420/2520/4420/4520 devices. For detailed information on the electrical specifications shared by the PIC18F2423/2523/4423/4523 and PIC18F2420/2520/4420/4520 devices, see the “PIC18F2420/2520/4420/4520 Data Sheet” (DS39631). ...

Page 38

... PIC18F2423/2523/4423/4523 FIGURE 4-1: PIC18F2423/2523/4423/4523 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL) 6.0V 5.5V 5.0V 4.5V 4.0V 3.5V 3.0V 2.5V 2.0V FIGURE 4-2: PIC18F2423/2523/4423/4523 VOLTAGE-FREQUENCY GRAPH (EXTENDED) 6.0V 5.5V 5.0V 4.5V 4.0V 3.5V 3.0V 2.5V 2.0V DS39755C-page 38 PIC18F2423/2523/4423/4523 Frequency PIC18F2423/2523/4423/4523 Frequency 4.2V 40 MHz 4.2V 25 MHz © 2009 Microchip Technology Inc. ...

Page 39

... PIC18LF2423/2523/4423/4523 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL) 6.0V 5.5V 5.0V 4.5V 4.0V 3.5V 3.0V 2.5V 2.0V 4 MHz F = (16.36 MHz/V) (V MAX Note the minimum voltage of the PIC DDAPPMIN © 2009 Microchip Technology Inc. PIC18F2423/2523/4423/4523 PIC18LF2423/2523/4423/4523 Frequency – 2.0V MHz DDAPPMIN ® device in the application. 4.2V 40 MHz DS39755C-page 39 ...

Page 40

... PIC18F2423/2523/4423/4523 TABLE 4-1: A/D CONVERTER CHARACTERISTICS: PIC18F2423/2523/4423/4523 (INDUSTRIAL) Param Sym Characteristic No. A01 N Resolution R A03 E Integral Linearity Error IL A04 E Differential Linearity Error DL A06 E Offset Error OFF A07 E Gain Error GN A10 — Monotonicity ΔV A20 Reference Voltage Range REF (V – REFH REFL A21 ...

Page 41

... ADRES registers may be read on the following T 3: The time for the holding capacitor to acquire the “New” input voltage when the voltage changes full scale after the conversion ( the following cycle of the device clock. © 2009 Microchip Technology Inc. PIC18F2423/2523/4423/4523 131 130 . . . . . . ...

Page 42

... PIC18F2423/2523/4423/4523 NOTES: DS39755C-page 42 © 2009 Microchip Technology Inc. ...

Page 43

... PACKAGING INFORMATION For packaging information, see Section 28.0 “Packaging Information” in the “PIC18F2420/2520/4420/4520 Data Sheet” (DS39631). © 2009 Microchip Technology Inc. PIC18F2423/2523/4423/4523 DS39755C-page 43 ...

Page 44

... PIC18F2423/2523/4423/4523 NOTES: DS39755C-page 44 © 2009 Microchip Technology Inc. ...

Page 45

... APPENDIX A: REVISION HISTORY Revision A (June 2006) Original data sheet for PIC18F2423/2523/4423/4523 devices. Revision B (January 2007) This revision includes updates to the packaging diagrams. Revision C (September 2009) Electrical specifications updated. Preliminary condition status removed. Converted document to the “mini data sheet” format. TABLE B-1: ...

Page 46

... PIC18F2423/2523/4423/4523 APPENDIX C: CONVERSION CONSIDERATIONS This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B. ...

Page 47

... PIC18C442”. The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations. This Application Note is available as Literature Number DS00716. © 2009 Microchip Technology Inc. PIC18F2423/2523/4423/4523 APPENDIX F: A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and PIC18FXXX) is provided in AN726, “ ...

Page 48

... PIC18F2423/2523/4423/4523 NOTES: DS39755C-page 48 © 2009 Microchip Technology Inc. ...

Page 49

... ADCON1 Register............................................................... 25 ADCON2 Register............................................................... 25 ADRESH Register............................................................... 25 ADRESL Register ......................................................... 25, 28 Analog-to-Digital Converter. See A/D. B Block Diagrams A/D .............................................................................. 28 Analog Input Model ..................................................... 29 PIC18F2423/2523 (28-Pin) ......................................... 12 PIC18F4423/4523 (40/44-Pin) .................................... 13 C Compare (CCP Module) Special Event Trigger.................................................. 34 Conversion Considerations ................................................. 46 Customer Change Notification Service ............................... 51 Customer Notification Service............................................. 51 Customer Support ............................................................... 51 D Device Differences ...

Page 50

... ID 2) ....................................................... 36 Revision History .................................................................. 45 S Special Features of the CPU............................................... 35 DS39755C-page 50 T Timing Diagrams A/D Conversion........................................................... 41 Timing Diagrams and Specifications A/D Conversion Requirements ................................... 41 V Voltage-Frequency Graphics PIC18F2423/2523/4423/4523 (Extended) .................. 38 PIC18F2423/2523/4423/4523 (Industrial)................... 38 PIC18LF2423/2523/4423/4523 (Industrial)................. 39 W WWW Address ................................................................... 51 WWW, On-Line Support ....................................................... 8 © 2009 Microchip Technology Inc. ...

Page 51

... To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions. © 2009 Microchip Technology Inc. PIC18F2423/2523/4423/4523 CUSTOMER SUPPORT Users of Microchip products can receive assistance through several channels: • Distributor or Representative • ...

Page 52

... Telephone: (_______) _________ - _________ Application (optional): Would you like a reply? Y Device: PIC18F2423/2523/4423/4523 Questions: 1. What are the best features of this document? 2. How does this document meet your hardware and software development needs you find the organization of this document easy to follow? If not, why? 4 ...

Page 53

... ML = QFN SO = SOIC SP = Skinny Plastic DIP P = PDIP Pattern QTP, SQTP, Code or Special Requirements (blank otherwise) © 2009 Microchip Technology Inc. PIC18F2423/2523/4423/4523 XXX Examples: Pattern a) PIC18F4523-I/P 301 = Industrial temp., PDIP package, Extended V #301. b) PIC18F4523-I/PT = Industrial temp., TQFP package, Extended V (1) (2) , PIC18F4423T , c) PIC18F4523-E/P = Extended temp., PDIP ...

Page 54

... Fax: 886-3-6578-370 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2009 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...

Related keywords