S29GL064M11TFIR40 Spansion Inc., S29GL064M11TFIR40 Datasheet - Page 73

• Manufacturer Part Number: S29GL064M11TFIR40
• Description: Flash Memory IC
• Manufacturer: Spansion Inc.
• Series: S29GLr

Specifications of S29GL064M11TFIR40

• Memory Size: 64Mbit
• Package/case: 48-TSOP
• Supply Voltage Max: 3V
• Leaded Process Compatible: Yes
• Peak Reflow Compatible (260 C): Yes
• Access Time, Tacc: 11nS
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Write Operation Status
DQ7: Data# Polling
February 7, 2007 S29GL-M_00_B8
The device provides several bits to determine the status of a program or erase operation: DQ2,
DQ3, DQ5, DQ6, and DQ7.
bits. DQ7 and DQ6 each offer a method for determining whether a program or erase operation is
complete or in progress. The device also provides a hardware-based output signal, RY/BY#, to
determine whether an Embedded Program or Erase operation is in progress or is completed.
The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Program or Erase
algorithm is in progress or completed, or whether the device is in Erase Suspend. Data# Polling
is valid after the rising edge of the final WE# pulse in the command sequence.
During the Embedded Program algorithm, the device outputs on DQ7 the complement of the
datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend.
When the Embedded Program algorithm is complete, the device outputs the datum programmed
to DQ7. The system must provide the program address to read valid status information on DQ7.
If a program address falls within a protected sector, Data# Polling on DQ7 is active for approxi-
mately 1 µs, then the device returns to the read mode.
During the Embedded Erase algorithm, Data# Polling produces a “0” on DQ7. When the Embed-
ded Erase algorithm is complete, or if the device enters the Erase Suspend mode, Data# Polling
produces a “1” on DQ7. The system must provide an address within any of the sectors selected
for erasure to read valid status information on DQ7.
After an erase command sequence is written, if all sectors selected for erasing are protected,
Data# Polling on DQ7 is active for approximately 100 µs, then the device returns to the read
mode. If not all selected sectors are protected, the Embedded Erase algorithm erases the unpro-
tected sectors, and ignores the selected sectors that are protected. However, if the system reads
DQ7 at an address within a protected sector, the status may not be valid.
Just prior to the completion of an Embedded Program or Erase operation, DQ7 can change asyn-
chronously with DQ0–DQ6 while Output Enable (OE#) is asserted low. That is, the device can
change from providing status information to valid data on DQ7. Depending on when the system
samples the DQ7 output, it can read the status or valid data. Even if the device has completed
the program or erase operation and DQ7 has valid data, the data outputs on DQ0–DQ6 may be
still invalid. Valid data on DQ0–DQ7 appears on successive read cycles.
Table 36
rithm.
Figure 17
shows the outputs for Data# Polling on DQ7.
shows the Data# Polling timing diagram.
D a t a
S29GL-M MirrorBit
Table 36
S h e e t
and the following subsections describe the function of these
TM
Flash Family
Figure 7
shows the Data# Polling algo-
71