AD7707BR Analog Devices Inc, AD7707BR Datasheet - Page 46

no-image

AD7707BR

Manufacturer Part Number
AD7707BR
Description
A/D Converter (A-D) IC
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD7707BR

Peak Reflow Compatible (260 C)
No
No. Of Bits
16 Bit
Leaded Process Compatible
No
Mounting Type
Surface Mount
Features
3V/5V, 1mW, 2?Channel, 16?Bit
Package / Case
20-SOIC
Rohs Status
RoHS non-compliant
Number Of Bits
16
Sampling Rate (per Second)
500
Data Interface
DSP, MICROWIRE™, QSPI™, Serial, SPI™
Number Of Converters
1
Power Dissipation (max)
1mW
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7707BRUZ
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7707BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7707BRUZ-REEL7
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7707BRZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD7707
CHART RECORDERS
Another area where both high and low level input channels are
usually found is in chart recorder applications. Circular chart
recorders generally have two requirements. The first utilizes the
low level input channels of the AD7707 to measure inputs from
thermocouples, RTDs, and pressure sensors. The second
requirement is to be able to measure dc input voltage ranges up
to ±10 V. The high level input channel is ideally suited to this
measurement because there is no external signal conditioning
required to accommodate these high level input signals.
ACCOMMODATING VARIOUS HIGH LEVEL INPUT
RANGES
The high level input channel, AIN3 can accommodate input
signals from −11 V to +30 V on its input. This is achieved using
on-chip thin film resistors that map the signal on AIN3 into a
usable range for the AD7707. The input structure is arranged so
that the Σ-Δ converter sees the same impedance at its AIN(+)
and AIN(−) inputs. The signal on the AIN3 input is referenced
to the HICOM input and the VBIAS signal is used to adjust the
common-mode voltage at the modulator input. In normal 5 V
operation, VBIAS is normally connected to 2.5 V and HICOM
is connected to AGND. This arrangement ensures that the
voltages seen at the modulator input are within the common-
mode range of the buffer.
The differential voltage, AIN, seen by the AD7707 when using
the high level input channel is the difference between AIN3(+)
Table 28. Configuration of AD7707 vs. Input Range on AIN3 (AV
AIN3 Range
±10 V
±5 V
0 V to 10 V
0 V to 20 V
−5 V to +10 V
Table 29. Configuration of AD7707 vs. Input Range on AIN3 (AV
AIN3 Range
±5 V
0 V to 10 V
−5 V to +10 V
−7.5 V to +10 V
±10 V
Table 30. Typical Input Current vs. Voltage on AIN3
AIN3
−10 V
0 V
+10 V
VBIAS
VBIAS
2.5 V
2.5 V
2.5 V
AGND
2.5 V
2.5 V
1.25 V
1.25 V
1.25 V
1.25 V
1.666 V
VBIAS
2.5 V
2.5 V
2.5 V
AGND
AGND
AGND
HICOM
AGND
AGND
AGND
AGND
AGND
2.5 V
HICOM
HICOM
AGND
AGND
2.5 V
0 V
AGND
Rev. B | Page 46 of 52
−354 μA
−62 μA
229 μA
Gain
2
4
2
1
1
2
Gain
2
1
1
1
1
I (AIN3)
DD
DD
= 5 V, V
= 3 V, V
and AIN3(−), as shown in Figure 31, and must remain within
the absolute common-mode range of the modulator.
The VBIAS and HICOM inputs are used to tailor the input
range on the high level input channel to suit a variety of input
ranges. Table 28 applies for operation with AV
REF(+) − REF(−) = 2.5 V. Table 29 applies for operation with
AV
TYPICAL INPUT CURRENTS
When using the high level input channel, power dissipation is
determined by the currents flowing in the AIN3, VBIAS, and
HICOM inputs. The voltage level applied to these inputs
determines whether the external source driving these inputs
needs to sink or source current. Table 30 shows the currents
associated with the ±10 V input range. These inputs should be
driven from a low impedance source in all applications to
prevent significant gain errors being introduced.
DD
Buffered/Unbuffered
Buffered/Unbuffered
Buffered/Unbuffered
Buffered/Unbuffered
Buffered
Buffered
Buffered/Unbuffered
BUF/UNBUF
Unbuffered
Unbuffered
Unbuffered
Unbuffered
500 μA
250 μA
0 μA
Unbuffered
I (VBIAS)
AIN3(+) = (AIN3 + 6 × VBIAS+ V
AIN3(−) = 0.75 × VBIAS + 0.25 V
AIN = (AIN3 − V
= 3 V, and REF(+) − REF(−) = 1.25 V.
REF
REF
= 2.5 V)
= 1.25 V)
HICOM
VBIAS
Figure 31. AIN3, High Level Input Channel Structure
AIN3
15kΩ
5kΩ
HICOM
30kΩ
30kΩ
5kΩ
)/8
AIN Range
0.9375 V ± 0.625 V
1.25 V ± 1.25 V
0.9375 V to 2.1875 V
1.5625 V ± 0.9375 V
0 V to 2.1875 V
I (HICOM)
−146 μA
−188 μA
−229 μA
AIN Range
1.875 V ± 1.25 V
1.875 V ± 0.625 V
1.875 V to 3.125 V
0 V to 2.5 V
1.875 V to 4.375 V
2.5 V ± 0.9375 V
AIN
HICOM
HICOM
AIN3(+)
AIN3(–)
MUX
)/8
DD
= 5 V, and

Related parts for AD7707BR