AD8124ACPZ Analog Devices Inc, AD8124ACPZ Datasheet - Page 11

• Manufacturer Part Number: AD8124ACPZ
• Description: Triple Cat5 Cable Equalizer
• Manufacturer: Analog Devices Inc

Specifications of AD8124ACPZ

• Rohs Compliant: YES
• Bandwidth: 110MHz
• Supply Voltage Range: ± 4.5V To ± 5.5V
• No. Of Pins: 40
• Operating Temperature Range: -40°C To +85°C
• Peak Reflow Compatible (260 C): Yes
• Leaded Process Compatible: Yes
• Digital Ic Case Style: LFCSP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

APPLICATIONS INFORMATION
BASIC OPERATION
The AD8124 is easy to apply because it contains everything
on-chip needed for cable loss compensation. Figure 19 shows a
basic application circuit (power supplies not shown) with common-
mode sync pulse extraction that is compatible with the common-
mode sync pulse encoding technique used in the AD8134, AD8142,
AD8147, and
is not required, the terminations can be single 100 Ω resistors,
and the comparator inputs can be left floating. In Figure 19, the
AD8124 feeds a high impedance input, such as a delay line or
crosspoint switch, and the additional gain of two that makes up
for double termination loss is not required.
COMPARATORS
In addition to general-purpose applications, the two on-chip
comparators can be used to extract video sync pulses from the
received common-mode voltages or to receive differential digital
information. Built-in hysteresis helps to eliminate false triggers
from noise. The Sync Pulse Extraction Using Comparators
section describes the sync extraction details.
AD8148
triple differential drivers. If sync extraction
GREEN VIDEO
BLUE VIDEO
RED VIDEO
RECEIVED
RECEIVED
RECEIVED
1kΩ
1kΩ
GREEN
CMV
POWER-DOWN
Figure 19. Basic Application Circuit with Common-Mode Sync Extraction
CONTROL
ANALOG
INPUTS
CONTROL
49.9Ω
49.9Ω
49.9Ω
49.9Ω
49.9Ω
49.9Ω
BLUE CMV
47pF
475Ω
RED CMV
26
27
25
23
28
31
32
34
35
37
38
2
3
8
7
47pF
V
V
V
V
PD
PEAK
POLE
GAIN
OFFSET
1
2
Rev. 0 | Page 11 of 16
GND REFERENCE
GREEN
BLUE
RED
The comparator outputs have nearly 0 Ω output impedance and
are designed to drive source-terminated transmission lines. The
source termination technique uses a resistor in series with each
comparator output such that the sum of the comparator source
resistance (≈0 Ω) and the series resistor equals the transmission
line characteristic impedance. The load end of the transmission
line is high impedance. When the signal is launched into the source
termination, its initial value is one-half its source value because its
amplitude is divided by two in the voltage divider formed by the
source termination and the transmission line. At the load, the
signal experiences nearly 100% positive reflection due to the
high impedance load and is restored to nearly its full value. This
technique is commonly used in PCB layouts that involve high
speed digital logic.
Figure 18 shows how to apply the comparators with source
termination when driving a 50 Ω transmission line that is high
impedance at its receive end.
24, 39
AD8124
49.9 Ω
Figure 18. Using a Comparator with Source Termination
18
15
12
4
6
RED VIDEO OUT
GREEN VIDEO OUT
BLUE VIDEO OUT
HSYNC OUT
VSYNC OUT
Z
0
= 50Ω
HIGH-Z
AD8124