EPF10K200SBC600-3 Altera, EPF10K200SBC600-3 Datasheet - Page 60

• Manufacturer Part Number: EPF10K200SBC600-3
• Description: FLEX 10KE
• Manufacturer: Altera

FLEX 10KE Embedded Programmable Logic Devices Data Sheet
60
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
DIN2IOE
DIN2LE
DCLK2IOE
DCLK2LE
DIN2DATA
SAMELAB
SAMEROW
SAMECOLUMN
DIFFROW
TWOROWS
LEPERIPH
LABCARRY
LABCASC
DRR
INSU
INH
OUTCO
PCISU
PCIH
PCICO
Table 28. Interconnect Timing Microparameters
Table 29. External Timing Parameters
Symbol
Symbol
Delay from dedicated input pin to IOE control input
Delay from dedicated input pin to LE or EAB control input
Delay from dedicated clock pin to IOE clock
Delay from dedicated clock pin to LE or EAB clock
Delay from dedicated input or clock to LE or EAB data
Routing delay for an LE driving another LE in the same LAB
Routing delay for a row IOE, LE, or EAB driving a row IOE, LE, or EAB in the
same row
Routing delay for an LE driving an IOE in the same column
Routing delay for a column IOE, LE, or EAB driving an LE or EAB in a different
row
Routing delay for a row IOE or EAB driving an LE or EAB in a different row
Routing delay for an LE driving a control signal of an IOE via the peripheral
control bus
Routing delay for the carry-out signal of an LE driving the carry-in signal of a
different LE in a different LAB
Routing delay for the cascade-out signal of an LE driving the cascade-in
signal of a different LE in a different LAB
Register-to-register delay via four LEs, three row interconnects, and four local
interconnects
Setup time with global clock at IOE register
Hold time with global clock at IOE register
Clock-to-output delay with global clock at IOE register
Setup time with global clock for registers used in PCI designs
Hold time with global clock for registers used in PCI designs
Clock-to-output delay with global clock for registers used in PCI designs
Parameter
Parameter
Note (1)
Altera Corporation
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(7)
(8)
(9)
(9)
(9)
(9)
(9),(10)
(9)
,
,
Conditions
Conditions
(10)
(10)